On 06/30/2014 11:37 AM, Marek Vasut wrote:
On Sunday, June 29, 2014 at 10:33:26 PM, Jörg Krause wrote:
On 06/28/2014 10:53 PM, Jörg Krause wrote:
[snip]
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
I did some tests this weekend on u-boot-usb/master branch.
If I run "env default -a" and then "saveenv" after a reset, I get the
same error as running three time "tftp file" in a row.
Log:
U-Boot 2014.07-rc3-g18e0313-dirty (Jun 29 2014 - 21:56:02)
CPU: Freescale i.MX28 rev1.2 at 454 MHz
BOOT: NAND, 3V3
DRAM: 64 MiB
NAND: 128 MiB
In: serial
Out: serial
Err: serial
Net: usb_ether [PRIME]
Hit any key to stop autoboot: 0
=> env default -a
## Resetting to default environment
=> saveenv
Saving Environment to NAND...
Erasing NAND...
Erasing at 0x360000 -- 100% complete.
Writing to NAND... OK
=> tftp rootfs.ubifs
using ci_udc, OUT ep- IN ep- STATUS ep-
MAC 00:19:b8:00:00:02
HOST MAC 00:19:b8:00:00:01
high speed config #1: 2 mA, Ethernet Gadget, using CDC Ethernet
ERROR: The remote end did not respond in time.
at drivers/usb/gadget/ether.c:2388/usb_eth_init()
"env default -a" removes stdin, stdout, stderr, and ver from the output
of "printenv".
Looking at drivers/usb/gadget/ether.c:usb_eth_init I found the
environment variable "cdc_connect_timeout". I played a little bit with
the settings.
1) Using "setenv cdc_connect_timeout 1" from the command line: tftp runs
more then three time in a row. Actually I can run tftp more than ten
times in row and it produces no error. I tested the values 1, 3, and 15
for cdc_connect_timeout.
2) Setting #define CONFIG_EXTRA_ENV_SETTINGS "cdc_connect_timeout=1\0" \
in my config header file. This does not help and produces the error on
the fourth run of tfpd. Tested with values 1 and 3 for timeout.
I just tested the CDC ethernet on M28EVK with u-boot-usb/master and loading
64MiB file from a TFTP server running on a local machine. It seems that for some
reason, in the udc_gadget_handle_interrupts() or somewhere there, it starts not
getting interrupts. Can you try with this change:
diff --git a/drivers/usb/gadget/ci_udc.c b/drivers/usb/gadget/ci_udc.c
index a6433e8..1af6d12 100644
--- a/drivers/usb/gadget/ci_udc.c
+++ b/drivers/usb/gadget/ci_udc.c
@@ -727,14 +727,8 @@ void udc_irq(void)
int usb_gadget_handle_interrupts(void)
{
- u32 value;
- struct ci_udc *udc = (struct ci_udc *)controller.ctrl->hcor;
-
- value = readl(&udc->usbsts);
- if (value)
- udc_irq();
-
- return value;
+ udc_irq();
+ return 0;
}
void udc_disconnect(void)
Does not help, sorry.
Best regards,
Marek Vasut
I run the test with a smaller file of around 18 KB and DEBUG messages
enabled in ci_udc.c. I attached the output for the first run of tftp
imx28-airlino.dtb and the fourth rund of tftp imx28-airlino.dtb, which
fails with an error. Maybe this helps.
using ci_udc, OUT ep- IN ep- STATUS ep-
MAC 00:19:b8:00:00:02
HOST MAC 00:19:b8:00:00:01
-- suspend --
-- reset --
-- portchange 2 High
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 100 length 40
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 12, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
-- reset --
-- portchange 2 High
handle setup SET_ADDRESS, 0, 5 index 0 value 1c length 0
handle_setup: Set ep0 to OUT for Data Stage
handle_setup: 0 length: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to IN
ept0 in pre-queue req 43b844c0, buffer 43febd20
ept0 in queue len 0, req 43b844c0, buffer 43febd20
ept0 in req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 100 length 12
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 12, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 200 length 9
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 9, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 200 length 50
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 50, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 300 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 4, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 302 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43febd20
ept0 in queue len 20, req 43b844c0, buffer 43febd20
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 301 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len e, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup SET_CONFIGURATION, 0, 9 index 0 value 1 length 0
handle_setup: Set ep0 to OUT for Data Stage
handle_setup: 0 length: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to IN
ci_ep_enable: from 512 to 16
ci_ep_enable: num=3 maxpacket=16
high speed config #1: 2 mA, Ethernet Gadget, using CDC Ethernet
ept0 in pre-queue req 43b844c0, buffer 43febd20
ept0 in queue len 0, req 43b844c0, buffer 43febd20
ept0 in req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 307 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 1a, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 305 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 36, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup SET_INTERFACE, 1, b index 1 value 1 length 0
handle_setup: Set ep0 to OUT for Data Stage
handle_setup: 0 length: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to IN
ci_ep_enable: num=1 maxpacket=512
ci_ep_enable: num=2 maxpacket=512
ci_ep_enable: num=3 maxpacket=16
ept3 in pre-queue req 43b84520, buffer 43b846c0
ept3 in queue len 8, req 43b84520, buffer 43b846c0
ept0 in pre-queue req 43b844c0, buffer 43febd20
ept0 in queue len 0, req 43b844c0, buffer 43febd20
ept0 in req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 303 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 1a, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 304 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b844c0, buffer 43b84580
ept0 in queue len 1c, req 43b844c0, buffer 43b84580
ept0 in req 43b844c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b844c0, buffer 43febd20
ept0 out queue len 0, req 43b844c0, buffer 43febd20
ept0 out req 43b844c0, complete 0
ept3 in req 43b84520, complete 0
ept3 in pre-queue req 43b84520, buffer 43b846c0
ept3 in queue len 10, req 43b84520, buffer 43b846c0
ept3 in req 43b84520, complete 0
USB network up!
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
Using usb_ether device
TFTP from server 10.0.0.1; our IP address is 10.0.0.2
Filename 'imx28-airlino.dtb'.
Load address: 0x40008000
Loading: ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2a, req 43b84600, buffer 43b84700
ept2 out req 43b84660, complete 7a6
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 7ca
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 7b2
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 7d6
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 5b, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 6d5
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 65e
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 7bd
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
#ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 65e
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
#ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 7a6
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 216
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
ept2 out req 43b84660, complete 5da
ept1 in pre-queue req 43b84600, buffer 43b84700
ept1 in queue len 2e, req 43b84600, buffer 43b84700
ept1 in req 43b84600, complete 0
39.1 KiB/s
done
ept2 out pre-queue req 43b84660, buffer 43fecfa0
ept2 out queue len 800, req 43b84660, buffer 43fecfa0
Bytes transferred = 18120 (46c8 hex)
using ci_udc, OUT ep- IN ep- STATUS ep-
MAC 00:19:b8:00:00:02
HOST MAC 00:19:b8:00:00:01
-- suspend --
-- reset --
-- portchange 2 High
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 100 length 40
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b82580
ept0 in queue len 12, req 43b824c0, buffer 43b82580
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
-- reset --
-- portchange 2 High
handle setup SET_ADDRESS, 0, 5 index 0 value 1e length 0
handle_setup: Set ep0 to OUT for Data Stage
handle_setup: 0 length: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to IN
ept0 in pre-queue req 43b824c0, buffer 43febd20
ept0 in queue len 0, req 43b824c0, buffer 43febd20
ept0 in req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 100 length 12
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b82580
ept0 in queue len 12, req 43b824c0, buffer 43b82580
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 200 length 9
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b82580
ept0 in queue len 9, req 43b824c0, buffer 43b82580
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 200 length 50
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len 50, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 0 value 300 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len 4, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 302 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43febd20
ept0 in queue len 20, req 43b824c0, buffer 43febd20
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 301 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len e, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup SET_CONFIGURATION, 0, 9 index 0 value 1 length 0
handle_setup: Set ep0 to OUT for Data Stage
handle_setup: 0 length: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to IN
ci_ep_enable: from 512 to 16
ci_ep_enable: num=3 maxpacket=16
high speed config #1: 2 mA, Ethernet Gadget, using CDC Ethernet
ept0 in pre-queue req 43b824c0, buffer 43febd20
ept0 in queue len 0, req 43b824c0, buffer 43febd20
ept0 in req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 307 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len 1a, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 305 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len 36, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup SET_INTERFACE, 1, b index 1 value 1 length 0
handle_setup: Set ep0 to OUT for Data Stage
handle_setup: 0 length: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to IN
ci_ep_enable: num=1 maxpacket=512
ci_ep_enable: num=2 maxpacket=512
ci_ep_enable: num=3 maxpacket=16
ept3 in pre-queue req 43b82520, buffer 43b82640
ept3 in queue len 8, req 43b82520, buffer 43b82640
ept0 in pre-queue req 43b824c0, buffer 43febd20
ept0 in queue len 0, req 43b824c0, buffer 43febd20
ept0 in req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 303 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len 1a, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
handle setup GET_DESCRIPTOR, 80, 6 index 409 value 304 length ff
handle_setup: Set ep0 to IN for Data Stage
ept0 in pre-queue req 43b824c0, buffer 43b854c0
ept0 in queue len 1c, req 43b824c0, buffer 43b854c0
ept0 in req 43b824c0, complete 0
handle_ep_complete: flip ep0 dir for Status Stage
flip_ep0_direction: Flipping ep0 to OUT
ept0 out pre-queue req 43b824c0, buffer 43febd20
ept0 out queue len 0, req 43b824c0, buffer 43febd20
ept0 out req 43b824c0, complete 0
ept3 in req 43b82520, complete 0
ERROR: The remote end did not respond in time.
at drivers/usb/gadget/ether.c:2388/usb_eth_init()
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
