On Mon, Nov 11, 2013 at 08:00:01PM +0100, Daniel Schwierzeck wrote: > 2013/11/11 Tom Rini <tr...@ti.com>: > > On Sat, Nov 09, 2013 at 09:53:23PM +0100, Daniel Schwierzeck wrote: > > > >> Hi Tom, > >> > >> The following changes since commit > >> 15c5cdf5aa6b292145e5e3e220ec1f42b11eff6f: > >> > >> Merge branch 'master' of git://www.denx.de/git/u-boot-usb > >> (2013-11-08 15:25:29 -0500) > >> > >> are available in the git repository at: > >> > >> > >> git://git.denx.de/u-boot-mips.git master > > [snip] > >> Paul Burton (18): > >> mips32: detect L1 cache sizes if they're not defined > >> pcnet: code style cleanup > >> pcnet: s/le16_to_cpu/cpu_to_le16/ in pcnet_send > >> pcnet: add cache flushing & invalidation > > > > So, adding cache flushing and invalidation breaks the PN62 because > > mpc824x doesn't have cache flushing support. I'm inclined to take this > > PR now and then remove PN62 support if it's not fixed. > > hm, I thought qemu-malta was the sole user of pcnet. > > To fix pn62, we could add a stub implementation like it is done in > arch/powerpc/cpu/mpc83xx/cache.c.
After talking with Wolfgang on IRC, he's just going to delete the platform (and more mpc824x) as mpc824x is just dead. I'll be pushing the MIPS PR shortly. -- Tom
signature.asc
Description: Digital signature
_______________________________________________ U-Boot mailing list U-Boot@lists.denx.de http://lists.denx.de/mailman/listinfo/u-boot
