Hi All, Is there any way to see the intermediate generated C file from my nesc code, to confirm how actually the components are wired in the end coz, apparently I am trying to figure out where exactly the wiring of my components go wrong since it does not give me any compilation errors but the signal event after some point cannot be tracked.
BR Wasif Masood
_______________________________________________ Tinyos-help mailing list [email protected] https://www.millennium.berkeley.edu/cgi-bin/mailman/listinfo/tinyos-help
