Module Name:    src
Committed By:   martin
Date:           Wed May  4 07:55:51 UTC 2022

Modified Files:
        src/sys/dev/pci: pcidevs.h pcidevs_data.h

Log Message:
Regen


To generate a diff of this commit:
cvs rdiff -u -r1.1438 -r1.1439 src/sys/dev/pci/pcidevs.h
cvs rdiff -u -r1.1437 -r1.1438 src/sys/dev/pci/pcidevs_data.h

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/dev/pci/pcidevs.h
diff -u src/sys/dev/pci/pcidevs.h:1.1438 src/sys/dev/pci/pcidevs.h:1.1439
--- src/sys/dev/pci/pcidevs.h:1.1438	Wed May  4 06:45:53 2022
+++ src/sys/dev/pci/pcidevs.h	Wed May  4 07:55:50 2022
@@ -1,10 +1,10 @@
-/*	$NetBSD: pcidevs.h,v 1.1438 2022/05/04 06:45:53 nia Exp $	*/
+/*	$NetBSD: pcidevs.h,v 1.1439 2022/05/04 07:55:50 martin Exp $	*/
 
 /*
  * THIS FILE IS AUTOMATICALLY GENERATED.  DO NOT EDIT.
  *
  * generated from:
- *	NetBSD: pcidevs,v 1.1455 2022/05/04 06:42:43 nia Exp
+ *	NetBSD: pcidevs,v 1.1456 2022/05/04 07:55:05 martin Exp
  */
 
 /*
@@ -4573,7 +4573,7 @@
 #define	PCI_PRODUCT_INTEL_XEONSC_RAS	0x2025		/* Xeon Scalable RAS */
 #define	PCI_PRODUCT_INTEL_XEONSC_IOAPIC	0x2026		/* Xeon Scalable I/O APIC */
 #define	PCI_PRODUCT_INTEL_XEONSC_VTD	0x2034		/* Xeon Scalable VT-d */
-#define	PCI_PRODUCT_INTEL_XEONSC_RAS	0x2035		/* Xeon Scalable RAS */
+#define	PCI_PRODUCT_INTEL_XEONSC_RAS_CFG	0x2035		/* Xeon Scalable RAS Configuration */
 #define	PCI_PRODUCT_INTEL_XEONSC_IOAPIC_C	0x2036		/* Xeon Scalable IOxAPIC */
 #define	PCI_PRODUCT_INTEL_XEONSC_IMC_1	0x2041		/* Xeon Scalable IMC */
 #define	PCI_PRODUCT_INTEL_XEONSC_IMC_2	0x2042		/* Xeon Scalable IMC */

Index: src/sys/dev/pci/pcidevs_data.h
diff -u src/sys/dev/pci/pcidevs_data.h:1.1437 src/sys/dev/pci/pcidevs_data.h:1.1438
--- src/sys/dev/pci/pcidevs_data.h:1.1437	Wed May  4 06:45:53 2022
+++ src/sys/dev/pci/pcidevs_data.h	Wed May  4 07:55:50 2022
@@ -1,10 +1,10 @@
-/*	$NetBSD: pcidevs_data.h,v 1.1437 2022/05/04 06:45:53 nia Exp $	*/
+/*	$NetBSD: pcidevs_data.h,v 1.1438 2022/05/04 07:55:50 martin Exp $	*/
 
 /*
  * THIS FILE IS AUTOMATICALLY GENERATED.  DO NOT EDIT.
  *
  * generated from:
- *	NetBSD: pcidevs,v 1.1455 2022/05/04 06:42:43 nia Exp
+ *	NetBSD: pcidevs,v 1.1456 2022/05/04 07:55:05 martin Exp
  */
 
 /*
@@ -7843,8 +7843,8 @@ static const uint32_t pci_products[] = {
 	    23771, 26476, 8711, 23999, 0,
 	    PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_XEONSC_VTD, 
 	    23771, 26476, 26510, 0,
-	    PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_XEONSC_RAS, 
-	    23771, 26476, 23995, 0,
+	    PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_XEONSC_RAS_CFG, 
+	    23771, 26476, 23995, 7978, 0,
 	    PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_XEONSC_IOAPIC_C, 
 	    23771, 26476, 23255, 0,
 	    PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_XEONSC_IMC_1, 
@@ -18442,7 +18442,7 @@ static const char pci_words[] = { "." 
 	    "K8\0" /* 4 refs @ 7954 */
 	    "AMD64\0" /* 14 refs @ 7957 */
 	    "HyperTransport\0" /* 9 refs @ 7963 */
-	    "Configuration\0" /* 46 refs @ 7978 */
+	    "Configuration\0" /* 47 refs @ 7978 */
 	    "Address\0" /* 48 refs @ 7992 */
 	    "Map\0" /* 10 refs @ 8000 */
 	    "DRAM\0" /* 49 refs @ 8004 */

Reply via email to