http://www.nabble.com/file/p25455541/nand_error.bmp nand_error.bmp Hi all,
I can't do READID with nand_get_flash_type in the nand_base.c
What I get is an error "No NAND device found!!!"
My board is freescale mpc8544 with samsung K9K8G08U0A, the device is
supposed {NAND 1GiB 3,3V 8-bit", 0xD
Hi all,
Correction, the nand flash is K9F8G08U0M.
Please help
duckycool wrote:
>
> http://www.nabble.com/file/p25455541/nand_error.bmp nand_error.bmp Hi
> all,
> I can't do READID with nand_get_flash_type in the nand_base.c
> What I get is an error "No NAN
Hi,
I'm not using eLBC, but UPM of local bus controller of mpc8544.
Bin Meng wrote:
>
> On Wed, Sep 16, 2009 at 5:40 AM, duckycool wrote:
>>
>> Correction, the nand flash is K9F8G08U0M.
>>
>
> K9F8G08U0M is a 4KB page size NAND flash.
> Freesca
8x \n", fun.upm.mdr );
debug("fun.upm.mar is 0x%08x \n", fun.upm.mar );
return fsl_upm_nand_init (nand, &fun);
}
===
Any hint ? Please help !
Thanks.
Anton Vo
Hi all,
My board can't boot normally, and I found it just hang in data tlb error
through the system.map.
Could any one help for this?
Some regisers are as below:
DEAR: 0xf400fff0 (L1 init ram base address is 0xf401)
IVPR : 0xfff8 , IVPR3: 0x
>EELADR - 0XF401, it is INIT_RAM address, why the transaction
>with address(0xF401) go to system bus?
>It should keep in the cache due to cache lock, never out to system bus.
I don't know why... and it just happened shall I allocate a entry of tlb
for it?? or cover it in some
space ?
Hi Dave,
It still shows data tlb error tho.
I found it occur error around the GET_GOT of start.s.
The SRR0 and SRR1 show the error address of system.map is _start_cont.
Suspect the DDR setting problem ?? But I thought all the DDR setting are
from SPD.
So, I didn't set any entry of D
7 matches
Mail list logo
