On Mon, 24 Feb 2025 at 07:56, Sam Edwards wrote:
>
> LLVM's code generator will sometimes emit calls to __aeabi_memclr. Add an
> implementation of this for LLVM compatibility.
>
> Signed-off-by: Sam Edwards
> ---
> arch/arm/lib/eabi_compat.c | 5 +
> 1 file changed, 5 insertions(+)
>
> diff
On Mon, 24 Feb 2025 at 07:56, Sam Edwards wrote:
>
> These are sometimes used by LLVM's code-generator, when it can guarantee that
> the memory buffer being passed is aligned on a (4- or 8-byte) boundary. They
> can safely be aliased to the unaligned versions.
>
> Signed-off-by: Sam Edwards
> ---
On Wed, 5 Mar 2025 at 16:27, Jerome Forissier
wrote:
>
> Document the 'wget cacert' subcommand which allows to configure root
> (CA) certificates for HTTPS.
>
> Signed-off-by: Jerome Forissier
> ---
> doc/usage/cmd/wget.rst | 82 --
> 1 file changed, 80 in
Add support for Airoha AN7581 SoC clock driver. This mainly needed for
eMMC support to correctly get the current clock applied.
Based on the Linux clk-en7523.c but majorly reworked for U-Boot that
doesn't require CCF subsystem.
Major modification, support for set_rate, realtime get_rate and split
On Thu, Mar 06, 2025 at 07:16:08AM -0700, Simon Glass wrote:
> Hi Heiko,
>
> On Thu, 27 Feb 2025 at 22:26, Heiko Schocher wrote:
> >
> > Hi Simon,
> >
> > On 27.02.25 20:26, Simon Glass wrote:
> > > Hi Tom,
> > >
> > > On Thu, 27 Feb 2025 at 10:20, Tom Rini wrote:
> > >>
> > >> On Thu, Feb 27, 2
On 3/6/25 11:20, Bernhard Messerklinger wrote:
From: Michal Simek
Sent: Wednesday, February 26, 2025 11:23 AM
On 2/11/25 13:49, Bernhard Messerklinger wrote:
This commit adds support for the brcp1, brsmarc2, brcp150 and brcp170
boards. This boards are based on the Xilinx Zynq SoC.
Signed-o
Hi Jerome
On Wed, 5 Mar 2025 at 16:27, Jerome Forissier
wrote:
>
[...]
> @@ -304,28 +304,34 @@ static int set_auth(enum auth_mode auth)
>
> return CMD_RET_SUCCESS;
> }
> +#endif
>
> -static int set_cacert(char * const saddr, char * const ssz)
> +#if CONFIG_IS_ENABLED(WGET_BUILTIN_CACER
Add initial support for Airoha AN7581 SoC. This adds the initial Kconfig
and Makefile entry for the SoC, an initial RFB DTS and initial config
for it. Also add the initial code for cpu and RAM initialization.
Signed-off-by: Christian Marangi
---
arch/arm/Kconfig | 9 ++
arc
Add driver for controlling the reset lines of AN7581. This is a detached
version of the clock controller driver present in Linux only used to
control reset lines. Driver gets loaded with the bind of the clock
driver and doesn't require a compatible. This is needed as they share
the same registers.
This little series adds initial support for Airoha AN7581 SoC.
All driver are created with OF_UPSTREAM support in mind and
the very same binding and include are used as reference.
Posting this to have the targer and the very basic driver.
Ethernet, SNAND and eMMC support is already ready downstr
Add clock ande reset nodes in preparation for adding support for
Ethernet and eMMC.
Signed-off-by: Christian Marangi
---
arch/arm/dts/an7581-evb.dts | 18 ++
1 file changed, 18 insertions(+)
diff --git a/arch/arm/dts/an7581-evb.dts b/arch/arm/dts/an7581-evb.dts
index be600ad0664
Hi Jerome, Heinrich
On Wed, 5 Mar 2025 at 17:13, Jerome Forissier
wrote:
>
> Hi Heinrich,
>
> On 3/5/25 16:07, Heinrich Schuchardt wrote:
> > On 05.03.25 15:26, Jerome Forissier wrote:
> >> Add the "cacert" (Certification Authority certificates) subcommand to
> >> wget to pass root certificates t
On Sun, 9 Mar 2025 at 12:58, Ilias Apalodimas
wrote:
>
> Hi Jerome, Heinrich
>
> On Wed, 5 Mar 2025 at 17:13, Jerome Forissier
> wrote:
> >
> > Hi Heinrich,
> >
> > On 3/5/25 16:07, Heinrich Schuchardt wrote:
> > > On 05.03.25 15:26, Jerome Forissier wrote:
> > >> Add the "cacert" (Certification
HI Sughosh,
[.,.]
> +static int pmem_node_efi_memmap_setup(void *fdt, ulong addr, u32 size)
> +{
> + int ret;
> + efi_status_t status;
> +
> + ret = fdt_fixup_pmem_region(fdt, addr, size);
As we discussed offline, this will never get called if bootefi has run
before the final O
On Tue, 4 Mar 2025 at 17:31, Jerome Forissier
wrote:
>
> Test the spawn and wait commands.
>
> Signed-off-by: Jerome Forissier
> ---
> test/cmd/Makefile | 1 +
> test/cmd/spawn.c | 32
> 2 files changed, 33 insertions(+)
> create mode 100644 test/cmd/spawn.c
>
On Mon, 24 Feb 2025 at 07:55, Sam Edwards wrote:
>
> These symbols need to survive the IR-level dead function elimination pass,
> since nothing at the IR level is referencing them (calls to these are inserted
> later, at codegen time).
>
> Signed-off-by: Sam Edwards
> ---
> arch/arm/lib/Makefile
Dear Tien Fong, thank you so much. Please find my answer inlined below.
On Mon, Mar 3, 2025 at 4:35 AM Chee, Tien Fong
wrote:
>
> Dear Lothar,
>
> > -Original Message-
> > From: Chee, Tien Fong
> > Sent: Monday, March 3, 2025 11:05 AM
> > To: Lothar Rubusch
> > Cc: u-boot@lists.denx.de;
From: Takahiro Kuwano
Infineon S28HL02GT is 3.0V, 2Gb Flash device with Octal interface.
It has the same functionalities with S28HS02GT.
Link:
https://www.infineon.com/dgdl/Infineon-S28HS02GT_S28HS04GT_S28HL02GT_S28HL04GT_2Gb_4Gb_SEMPER_Flash_Octal_interface_1.8V_3.0V-DataSheet-v01_00-EN.pdf?fi
From: Takahiro Kuwano
Infineon S28HL256T is 3.0V, 256Mb Flash device with Octal interface.
It has the same functionalities with S28HS256T.
Link:https://www.infineon.com/dgdl/Infineon-S28HS256T_S28HL256T_256Mb_SEMPER_Flash_Octal_interface_1_8V_3-DataSheet-v02_00-EN.pdf?fileId=8ac78c8c8fc2dd9c018f
From: Takahiro Kuwano
Those are 3.0V, 256Mb/2Gb NOR Flash devices with Octal interface.
Same fanctionalities with 1.8V version that are already supported.
Takahiro Kuwano (2):
mtd: spi-nor-ids: Add support for S28HL256T
mtd: spi-nor-ids: Add support for S28HL02GT
drivers/mtd/spi/spi-nor-id
As the system table already has pointers to the Simple Text Input and
Output Protocols we can directly use these instead of calling
OpenProtocol.
Signed-off-by: Heinrich Schuchardt
---
v2:
remove unused variable handler
---
cmd/eficonfig.c | 19 ++-
1 file changed, 2 inse
On Sun, 9 Mar 2025, at 7:31 PM, Jernej Skrabec wrote:
> It turns out that checking just one write is not enough. Due to
> unexplained reasons scan procedure detected double the size. By making
> 16 dword writes and comparisons that never happens.
>
> New procedure is also inverted. Instead of writi
On 3/4/25 7:57 AM, Alice Guo (OSS) wrote:
From: Peng Fan
This patch provides a driver for i.MX Messaging Unit (MU) using the
commom mailbox framework.
This is ported from Linux (v6.12.8) driver
drivers/mailbox/imx-mailbox.c. Its commit SHA is:
39d7d6177f0c ("mailbox: imx: use device name in in
On 3/4/25 10:04 AM, Alice Guo (OSS) wrote:
-邮件原件-
发件人: Marek Vasut
发送时间: 2025年3月4日 4:19
收件人: Alice Guo (OSS) ; Tom Rini
; Stefano Babic ; Fabio Estevam
; dl-uboot-imx ; Lukasz
Majewski ; Sean Anderson ; Simon
Glass ; Alper Nebi Yasak
抄送: u-boot@lists.denx.de; thar...@gateworks.com; Alic
On 3/5/25 2:36 PM, Alice Guo (OSS) wrote:
Hello Alice,
- Basically duplicate the mechanism in 7940a93eb977 ("net: phy: Iterate over
both registered PHYs and struct phy_driver linker list"), call it e.g.
U_BOOT_SCMI_DRIVER()
- Switch SCMI drivers to use U_BOOT_SCMI_DRIVER , have each one list a
On 3/4/25 7:00 AM, Alice Guo (OSS) wrote:
Hi,
The driver of i.MX95 ELE MU is in drivers/misc/imx_ele/ele_mu.c.
Why does Linux use MU driver for the ELE , while U-Boot has some separate
driver ?
In drivers/firmware/scmi/mailbox_agent.c, some APIs provided by common mailbox
framework are use
On 3/3/25 15:13, Adriano Cordova wrote:
Add support for multiple efi_net_obj structs in efi_net.c. This comes
in preparation for an EFI network driver supporting multiple network
interfaces. For now the EFI network stack still registers a single ethernet
udevice as an EFI network device even if m
On 2/22/25 18:13, Marek Vasut wrote:
> Move stm32mp15_dhcom_basic_defconfig into stm32mp15_dhcom_basic.config.
> Retain legacy stm32mp15_dhcom_basic_defconfig as multi-config for all
> DH STM32MP15xx DHCOM based boards. Move stm32mp15_dhsor_basic_defconfig
> into stm32mp15_dhsor_basic.config. Re
28 matches
Mail list logo
