On 01/28/2016 08:52 PM, Simon Glass wrote:
> Hi Stephen,
>
> On 28 January 2016 at 16:45, Stephen Warren wrote:
>> From: Stephen Warren
>>
>> A custom fixture named ut_subtest is implemented which is parametrized
>> with the names of all unit tests that the U-Boot binary supports. This
>> causes
Hello Joe,
Am 28.01.2016 um 16:15 schrieb Joe Hershberger:
Hi Heiko,
On Thu, Jan 28, 2016 at 12:39 AM, Heiko Schocher wrote:
Hello Tom,
Am 28.01.2016 um 00:45 schrieb Tom Rini:
On Wed, Jan 27, 2016 at 05:15:17PM -0600, Joe Hershberger wrote:
On Wed, Jan 27, 2016 at 4:22 PM, Tom Rini wro
On 01/25/2016 01:36 PM, Lubomir Rintel wrote:
> It seems like the P5 header was not present on "Model B" any board prior
> to Revision 2.0, there's no need for a separate device tree.
>
> Also, it looks like "rev2" is incorrectly used to only cover the 512MiB
> memory models; there also were 256Mi
This source has been blessed by Dom Cobley at the RPi Foundation, so seems
like the best source to refer to. It's a superset of and consistent with
the other sources.
Cc: Lubomir Rintel
Cc: Eric Anholt
Signed-off-by: Stephen Warren
---
This patch is in reponse to Lubomir Rintel's "rpi: fix up M
Hello Simon,
Am 28.01.2016 um 17:39 schrieb Simon Glass:
Move these options to Kconfig and tidy up board configuration:
CONFIG_FIT
CONFIG_OF_BOARD_SETUP
CONFIG_OF_SYSTEM_SETUP
Unfortunately the first one is a little complicated. We need to make sure
this option is not enabled in SP
Hello Joe,
Am 28.01.2016 um 16:03 schrieb Joe Hershberger:
On Thu, Jan 28, 2016 at 8:24 AM, Heiko Schocher wrote:
change the get_medium_size() function from
- long (*get_medium_size)(struct dfu_entity *dfu);
+ int (*get_medium_size)(struct dfu_entity *dfu, u64 *size);
so it can re
Hello Lukasz,
Am 28.01.2016 um 17:46 schrieb Lukasz Majewski:
Those commits allow sending and storing large files (e.g. 26 MiB) on the Odroid
XU3 board.
On purpose they are sent together to shed light on the process of tunning board
to
be capable of large files transfer.
I would be _REALLY_
On Wed, 27 Jan 2016 08:46:11 +0100, Albert ARIBAUD
wrote:
> Some armv7 targets are missing a cache line size declaration.
> In preparation for "arm: cache: Implement cache range check for v7"
> patch, add these declarations with the appropriate value for
> the target's SoC or CPU.
>
> Signed-off-
201 - 208 of 208 matches
Mail list logo