Hi,
2023년 12월 1일 (금) 05:13, Sam Protsenko 님이 작성:
> Some Exynos SoCs (not supported by pinctrl-exynos driver yet) have
> different offsets and widths of pin bank registers (i.e. PIN_CON,
> PIN_PUD and PIN_DRV registers). Rework pinctrl-exynos driver so it
> allows for different offsets and widths
On Thu, Nov 30, 2023 at 2:13 PM Sam Protsenko
wrote:
>
> Some Exynos SoCs (not supported by pinctrl-exynos driver yet) have
> different offsets and widths of pin bank registers (i.e. PIN_CON,
> PIN_PUD and PIN_DRV registers). Rework pinctrl-exynos driver so it
> allows for different offsets and wi
2 matches
Mail list logo