On Thu, Jul 18, 2024 at 1:55 PM Fabio Estevam wrote:
>
> Currently, there is an error when the i.MX93 CPU frequency is
> read:
>
> Could not read CPU frequency: -2
> CPU: NXP i.MX93(52) Rev1.1 A55 at 0 MHz
>
> Fix it by describing the A55 clock nodes in the devicetree, like done
> on other i.MX
Hi Sébastien,
On Fri, Jul 19, 2024 at 12:47 PM Sébastien Szymanski
wrote:
> I did look at imx8mm.dtsi but the clock IMX8MM_CLK_ARM is not defined in
> U-Boot and in Linux it's defined as:
>
> hws[IMX8MM_CLK_ARM] = imx_clk_hw_cpu("arm", "arm_a53_core",
> hws[
On 7/19/24 16:13, Fabio Estevam wrote:
Hi Sébastien,
On Fri, Jul 19, 2024 at 11:00 AM Sébastien Szymanski
wrote:
+&A55_0 {
+ clocks = <&clk IMX93_CLK_ARM_PLL>;
Why IMX93_CLK_ARM_PLL and not IMX93_CLK_A55_SEL ?
IMX93_CLK_A55_SEL is a mux that can select between a55_alt versus arm_pll.
Hi Sébastien,
On Fri, Jul 19, 2024 at 11:00 AM Sébastien Szymanski
wrote:
> > +&A55_0 {
> > + clocks = <&clk IMX93_CLK_ARM_PLL>;
>
> Why IMX93_CLK_ARM_PLL and not IMX93_CLK_A55_SEL ?
IMX93_CLK_A55_SEL is a mux that can select between a55_alt versus arm_pll.
The real CPU clock is IMX93_CLK_
Hello Fabio,
On 7/18/24 18:54, Fabio Estevam wrote:
Currently, there is an error when the i.MX93 CPU frequency is
read:
Could not read CPU frequency: -2
CPU: NXP i.MX93(52) Rev1.1 A55 at 0 MHz
Fix it by describing the A55 clock nodes in the devicetree, like done
on other i.MX SoCs.
With thi
> Subject: [PATCH] imx93-u-boot: Describe the CPU clocks in the
> devicetree
>
> Currently, there is an error when the i.MX93 CPU frequency is
> read:
>
> Could not read CPU frequency: -2
> CPU: NXP i.MX93(52) Rev1.1 A55 at 0 MHz
>
> Fix it by describing the A55 clock nodes in the devicetree,
6 matches
Mail list logo