On 02/04/2014 15:55, nitin.g...@freescale.com wrote:
> From: Nitin Garg
>
> Full cache line writes to the same memory region from at least two
> processors might deadlock the processor. Exists on r1, r2, r3
> revisions.
>
> Signed-off-by: Nitin Garg
> ---
Applied to u-boot-imx, thanks !
Best
On Wed, Apr 2, 2014 at 10:55 AM, wrote:
> From: Nitin Garg
>
> Full cache line writes to the same memory region from at least two
> processors might deadlock the processor. Exists on r1, r2, r3
> revisions.
>
> Signed-off-by: Nitin Garg
Acked-by: Fabio Estevam
Sorry, I don't have a link. We are in the process of updating
the i.MX6 Chip errata document to include this.
Regards,
Nitin Garg
-Original Message-
From: Stefano Babic [mailto:sba...@denx.de]
Sent: Wednesday, April 02, 2014 10:29 AM
To: Garg Nitin-B37173; tr...@ti.com; Estevam Fabio-R4
Hi Nitin,
On 02/04/2014 15:55, nitin.g...@freescale.com wrote:
> From: Nitin Garg
>
> Full cache line writes to the same memory region from at least two
> processors might deadlock the processor. Exists on r1, r2, r3
> revisions.
>
> Signed-off-by: Nitin Garg
> ---
> README
From: Nitin Garg
Full cache line writes to the same memory region from at least two
processors might deadlock the processor. Exists on r1, r2, r3
revisions.
Signed-off-by: Nitin Garg
---
README |1 +
arch/arm/cpu/armv7/start.S |5 +
2 files changed, 6 insertions
From: Nitin Garg
Full cache line writes to the same memory region from at least two
processors might deadlock the processor. Exists on r1, r2, r3
revisions.
Signed-off-by: Nitin Garg
---
README |1 +
arch/arm/cpu/armv7/start.S |5 +
2 files changed, 6 insertions
6 matches
Mail list logo