On 8 May 2015 at 15:25, b48...@freescale.com wrote:
> Hi Jagan,
>
> So much long time no feedback, could you please apply this patch?
Please test master, some patches been posted regarding FSR.
>
> Thanks,
> Zhiqiang
>
> -Original Message-
> From: Hou Zhiqiang [mailto:b48...@freescale.co
Hi Jagan,
So much long time no feedback, could you please apply this patch?
Thanks,
Zhiqiang
-Original Message-
From: Hou Zhiqiang [mailto:b48...@freescale.com]
Sent: Saturday, October 11, 2014 2:40 PM
To: u-boot@lists.denx.de
Cc: Sun York-R58495; Hu Mingkai-B21284; Hou Zhiqiang-B48286;
Enter 3 Byte address mode at first, because it may change to 4 Byte
address mode in kernel driver and not reset to 3 Byte address mode
after reboot.
Add clear flag status register operation that some Micron SPI flash
chips required after reading the flag status register to check some
operations co
From: Mingkai Hu
Enter 3 Byte address mode at first, because it may change to 4 Byte
address mode in kernel driver and not reset to 3 Byte address mode
after reboot.
Add clear flag status register operation that some Micron SPI flash
chips required after reading the flag status register to check
From: Mingkai Hu
Enter 3 Byte address mode at first, because it may change to 4 Byte
address mode in kernel driver and not reset to 3 Byte address mode
after reboot.
Add clear flag status register operation that some Micron SPI flash
chips required after reading the flag status register to check
5 matches
Mail list logo