On 26.02.19 00:32, Andre Przywara wrote:
> Hi Alex,
>
> On 2/22/19 2:13 AM, Alexander Graf wrote:
>>
>>
>> On 21.02.19 02:30, Andre Przywara wrote:
>>> At the moment we build the SPL and U-Boot proper for the 64-bit AArch64
>>> instruction set. But since the cores provide an AArch32 compatibilit
Hi Alex,
On 2/22/19 2:13 AM, Alexander Graf wrote:
On 21.02.19 02:30, Andre Przywara wrote:
At the moment we build the SPL and U-Boot proper for the 64-bit AArch64
instruction set. But since the cores provide an AArch32 compatibility mode
and in fact the BootROM runs in 32-bit mode, it can be
On 21.02.19 02:30, Andre Przywara wrote:
> At the moment we build the SPL and U-Boot proper for the 64-bit AArch64
> instruction set. But since the cores provide an AArch32 compatibility mode
> and in fact the BootROM runs in 32-bit mode, it can be useful to have at
> least the SPL run in AArch32
At the moment we build the SPL and U-Boot proper for the 64-bit AArch64
instruction set. But since the cores provide an AArch32 compatibility mode
and in fact the BootROM runs in 32-bit mode, it can be useful to have at
least the SPL run in AArch32 as well. This has two advantages:
- As AArch32 fea
4 matches
Mail list logo