Hi
On 02/07/2017 02:31 AM, aford...@gmail.com wrote:
> From: Adam Ford
>
> On the OMAP36xx/37xx the CONTROL_WKUP_CTRL register has
> a field (bit 6) named GPIO_IO_PWRDNZ. If 0, the IO buffers which
> are related to GPIO_126, 127 and 129 are disabled. Some boards may
> need this for MMC. After t
On Mon, Feb 06, 2017 at 11:31:43AM -0600, aford...@gmail.com wrote:
> From: Adam Ford
>
> On the OMAP36xx/37xx the CONTROL_WKUP_CTRL register has
> a field (bit 6) named GPIO_IO_PWRDNZ. If 0, the IO buffers which
> are related to GPIO_126, 127 and 129 are disabled. Some boards may
> need this f
From: Adam Ford
On the OMAP36xx/37xx the CONTROL_WKUP_CTRL register has
a field (bit 6) named GPIO_IO_PWRDNZ. If 0, the IO buffers which
are related to GPIO_126, 127 and 129 are disabled. Some boards may
need this for MMC. After the PBIAS is configured, this bit should
be set high to enable thes
3 matches
Mail list logo