Tom Rini writes:
> On Thu, Mar 02, 2017 at 02:27:03PM +, Måns Rullgård wrote:
>> Tom Rini writes:
>>
>> > On Mon, Feb 27, 2017 at 08:19:07PM +0100, Albert ARIBAUD wrote:
>> >> Current ARM assembler helper for the 'return to caller' pseudo-instruction
>> >> turns 'ret lr' into 'mov pc, lr' f
On Thu, Mar 02, 2017 at 02:27:03PM +, Måns Rullgård wrote:
> Tom Rini writes:
>
> > On Mon, Feb 27, 2017 at 08:19:07PM +0100, Albert ARIBAUD wrote:
> >> Current ARM assembler helper for the 'return to caller' pseudo-instruction
> >> turns 'ret lr' into 'mov pc, lr' for ARMv5TE. This causes th
Tom Rini writes:
> On Mon, Feb 27, 2017 at 08:19:07PM +0100, Albert ARIBAUD wrote:
>> Current ARM assembler helper for the 'return to caller' pseudo-instruction
>> turns 'ret lr' into 'mov pc, lr' for ARMv5TE. This causes the core to remain
>> in its current ARM state even when the routine doing
On Mon, Feb 27, 2017 at 08:19:07PM +0100, Albert ARIBAUD wrote:
> Current ARM assembler helper for the 'return to caller' pseudo-instruction
> turns 'ret lr' into 'mov pc, lr' for ARMv5TE. This causes the core to remain
> in its current ARM state even when the routine doing the 'ret' was called
> f
Current ARM assembler helper for the 'return to caller' pseudo-instruction
turns 'ret lr' into 'mov pc, lr' for ARMv5TE. This causes the core to remain
in its current ARM state even when the routine doing the 'ret' was called
from Thumb-1 state, triggering an undefined instruction exception.
This
5 matches
Mail list logo