On Wednesday, September 15, 2010 22:38:18 Donghwa Lee wrote:
> I had checked blackfin gpio framework. Blackfin includes only maximum 20
> ports, 160 pins, but, s5pc110 includes about 53 banks and 415 gpio pins.
why does the # of pins matter ? the id is an "unsigned" value which easily
accommodat
On Thursday, September 16, 2010 03:06:11 Mike Frysinger wrote:
> On Wednesday, September 15, 2010 01:15:08 Donghwa Lee wrote:
>> On Tuesday, September 14, 2010 20:48:11 Mike Frysinger wrote:
>>> On Tuesday, September 14, 2010 03:38:11 Donghwa Lee wrote:
This patch adds basic support for spi
On Wednesday, September 15, 2010 01:15:08 Donghwa Lee wrote:
> On Tuesday, September 14, 2010 20:48:11 Mike Frysinger wrote:
> > On Tuesday, September 14, 2010 03:38:11 Donghwa Lee wrote:
> >> This patch adds basic support for spi mode 0~3 by control gpio bitbang
> >> in S5P. Original name of this
On Tuesday, September 14, 2010 20:48:11 Mike Frysinger wrote:
> On Tuesday, September 14, 2010 03:38:11 Donghwa Lee wrote:
>> This patch adds basic support for spi mode 0~3 by control gpio bitbang in
>> S5P. Original name of this patch was "support spi gpio driver by control
>> gpio bitbang". But,
On Tuesday, September 14, 2010 03:38:11 Donghwa Lee wrote:
> This patch adds basic support for spi mode 0~3 by control gpio bitbang in
> S5P. Original name of this patch was "support spi gpio driver by control
> gpio bitbang". But, it had arch-specific features, S5P, so changed to this
> name.
so
This patch adds basic support for spi mode 0~3 by control gpio bitbang in S5P.
Original name of this patch was "support spi gpio driver by control gpio
bitbang".
But, it had arch-specific features, S5P, so changed to this name.
It uses several gpio pin and emulates spi chipselect signal, clock si
6 matches
Mail list logo
