On Fri, Dec 19, 2014 at 05:34:31PM +0200, Lubomir Popov wrote:
> On the DRA72x (J6Eco) EVM one PMIC SMPS is powering three SoC
> core rails. This concept of using one SMPS to supply multiple
> core domains (in various, although limited combinations, per
> primary device use case) has now become co
On the DRA72x (J6Eco) EVM one PMIC SMPS is powering three SoC
core rails. This concept of using one SMPS to supply multiple
core domains (in various, although limited combinations, per
primary device use case) has now become common and is used by
many customer J6/J6Eco designs; it is supported by a
2 matches
Mail list logo
