Hi,
On 3/22/22 07:11, Dominic Rath wrote:
> The K3 DDRSS used by AM64x and J721e (and probably J7200 in the future)
> used to define only two register ranges: one labeled "cfg" that was
> internally referenced as "DDRSS wrapper", and the LPDDR4 FSP handshake
> registers in the CTRL_MMR register spa
The K3 DDRSS used by AM64x and J721e (and probably J7200 in the future)
used to define only two register ranges: one labeled "cfg" that was
internally referenced as "DDRSS wrapper", and the LPDDR4 FSP handshake
registers in the CTRL_MMR register space, labeled "ctrl_mmr_lp4".
The address specifie
2 matches
Mail list logo
