> Return the root clock values for MXC_CSPI_CLK, MXC_I2C_CLK,
> MXC_UART_CLK and MXC_QSPI_CLK.
> At least for the I2C clock the missing support leads to a wrong
> configured I2C frequency. The expected value is 100kHz but the resulting
> value is about 1MHz.
> Signed-off-by: Heiko Thiery
> Reviewe
Hi Heiko,
On Thu, Sep 9, 2021 at 9:59 AM Heiko Thiery wrote:
>
> Return the root clock values for MXC_CSPI_CLK, MXC_I2C_CLK,
> MXC_UART_CLK and MXC_QSPI_CLK.
>
> At least for the I2C clock the missing support leads to a wrong
> configured I2C frequency. The expected value is 100kHz but the result
Hi,
Am Mi., 15. Sept. 2021 um 04:54 Uhr schrieb Peng Fan (OSS)
:
>
>
>
> On 2021/9/9 20:59, Heiko Thiery wrote:
> > Return the root clock values for MXC_CSPI_CLK, MXC_I2C_CLK,
> > MXC_UART_CLK and MXC_QSPI_CLK.
> >
> > At least for the I2C clock the missing support leads to a wrong
> > configured
On 2021/9/9 20:59, Heiko Thiery wrote:
Return the root clock values for MXC_CSPI_CLK, MXC_I2C_CLK,
MXC_UART_CLK and MXC_QSPI_CLK.
At least for the I2C clock the missing support leads to a wrong
configured I2C frequency. The expected value is 100kHz but the resulting
value is about 1MHz.
Sign
Return the root clock values for MXC_CSPI_CLK, MXC_I2C_CLK,
MXC_UART_CLK and MXC_QSPI_CLK.
At least for the I2C clock the missing support leads to a wrong
configured I2C frequency. The expected value is 100kHz but the resulting
value is about 1MHz.
Signed-off-by: Heiko Thiery
---
More informati
5 matches
Mail list logo