On Wed, 2012-05-09 at 10:34 -0700, Tom Warren wrote:
> Simon Glass's proposal to fix this on Seaboard was NAK'd, so I
> removed his NS16550 references and added a small delay before
> SPI/UART muxing. Tested on my Seaboard with large SPI reads/writes
> and saw no corruption (crc's matched) and no s
On Tue, 2012-04-10 at 08:17 -0700, Simon Glass wrote:
> From: Jimmy Zhang
>
> Set Seaboard to optimal memory settings based on the SOC in use (T20 or T25).
>
Signed-off-by: Jimmy Zhang
> Signed-off-by: Simon Glass
> Acked-by: Stephen Warren
> ---
-
On Mon, 2012-04-02 at 16:18 -0700, Simon Glass wrote:
> From: Jimmy Zhang
>
> Add support for setting up the memory controller parameters. Boards
> can set up an appropriate table in the device tree.
>
Signed-off-by: Jimmy Zhang
> Signed-off-by: Simon Glass
> ---
-
On Mon, 2012-04-02 at 16:18 -0700, Simon Glass wrote:
> From: Jimmy Zhang
>
> Power supplies must be adjusted in line with clock frequency. This code
> provides a simple routine to set the voltage to allow operation at maximum
> frequency.
>
> - Split PMU code into separate TPS6586X driver
>
S
4 matches
Mail list logo