Add board specific functions for sam9x75 curiosity
Signed-off-by: Manikandan Muralidharan
---
arch/arm/mach-at91/Kconfig| 8 +++
board/atmel/sam9x75_curiosity/Kconfig | 15 +
board/atmel/sam9x75_curiosity/MAINTAINERS | 6 ++
board/atmel/sam9x75_curiosity/Mak
Remove clock/at91.h file as it is subset of
dts/upstream/include/dt-bindings/clock/at91.h.
The constants defined in this header are being used only in dts
Signed-off-by: Manikandan Muralidharan
---
MAINTAINERS | 1 -
include/dt-bindings/clock/at91.h | 23 ---
From: Varshini Rajendran
Add PMC driver support for sam9x7 SoC family
Signed-off-by: Varshini Rajendran
[balamanikandan.gunasun...@microchip.com: Add peripheral clock id for pmecc]
Signed-off-by: Balamanikandan Gunasundar
---
drivers/clk/at91/Makefile |1 +
drivers/clk/at91/sam9x7.c | 10
From: Varshini Rajendran
Add support for hardware dividers for PLL IDs.In sam9x7 SoC,
PLL_ID_PLLA and PLL_ID_PLLA_DIV2 has /2 hardware dividers
each.
fcorepllack -> HW Div = 2 -+--> fpllack
|
+--> HW Div = 2 ---> fplladiv2ck
Sign
From: Varshini Rajendran
Add support for different core clock frequency input ranges
for different PLL IDs in the PLL driver and align sam9x60, sama7g5 SOC
platforms.
Signed-off-by: Varshini Rajendran
---
drivers/clk/at91/clk-sam9x60-pll.c | 17 -
drivers/clk/at91/pmc.h
This patch series adds support for the new SoC family - sam9x7.
- sam9x7 SoC is added
- Clock driver for sam9x7 is added
- Target board SAM9X75 Curiosity is added with its differences in DT
and MMC config support
changes in v4:
- 1/8 - Drop the local include file clock/at91.h and the upd
ICACHE is enabled in board_init_f which executes only before relocation.
Instruction cache invalidation is needed after relocation as well in the
common spl, which is taken care in the u-boot init_sequence, but missing
for the spl. So, enable it at the start of board_init_r for spl, which
invalidat
Hi
Applied and sent the pull request
Would be nice to have sometime board sample to work with
Michael
On Wed, Mar 5, 2025 at 5:05 PM Maniyam, Dinesh
wrote:
>
>
>
>
> *From:* Michael Nazzareno Trimarchi
> *Sent:* Wednesday, 5 March 2025 5:27 pm
> *To:* Maniyam, Dinesh
> *Cc:* u-boot@lists.d
Hi Arseniy
On Sun, Dec 22, 2024 at 10:23 PM Arseniy Krasnov <
avkras...@salutedevices.com> wrote:
> If 'oob_required' is not set by the caller (for example 'oobbuf' is NULL),
> then driver doesn't copy OOB data from 'oob_poi' to special controller
> structures, so zeroes will be written as OOB. B
> On 3/6/25 7:20 AM, Minda Chen wrote:
> > Add Starfive JH7110 Cadence USB driver and related PHY driver.
> > So the codes can be used in visionfive2 and star64 7110 board.
> >
> > The driver is almost the same with kernel driver.
> >
> > Test with Star64 JH7110 board USB 3.0 + USB 2.0 host.
> >
Add tests for the exfat filesystem. These tests are largely an
extension of the FS_GENERIC tests with the following notable
exceptions.
The filesystem image for exfat tests is generated using combination
of exfatprogs mkfs.exfat and python fattools. The fattols are capable
of generating exfat file
J742S2 has the same part number as J784S4 but JTAG_DEVICE_ID has a
PKG bit that tells about J742S2.
Add support for reading JTAG_DEVICE_ID and set family as J742S2 based
on that.
Link: https://www.ti.com/lit/pdf/spruje3 (TRM)
Signed-off-by: Manorit Chawdhry
---
arch/arm/mach-k3/include/mach/har
Based off j784s4 configs with delta changes for J742S2
[ Add AVS support for J742S2 ]
Signed-off-by: Keerthy
Signed-off-by: Manorit Chawdhry
---
board/ti/j784s4/MAINTAINERS | 2 ++
configs/j742s2_evm_a72_defconfig | 9 +
configs/j742s2_evm_r5_defconfig | 9 +
3 files chang
Introduce the basic files needed to support the TI J742S2 family of SoCs.
Signed-off-by: Manorit Chawdhry
---
arch/arm/mach-k3/j784s4/Kconfig | 18 ++
board/ti/j784s4/Kconfig | 33 +
board/ti/j784s4/j784s4.env | 4
3 files change
Re-use j784s4 clocks and power domains for j742s2 family of device.
Reviewed-by: Udit Kumar
Signed-off-by: Manorit Chawdhry
---
drivers/clk/ti/clk-k3.c| 4
drivers/power/domain/ti-power-domain.c | 4
2 files changed, 8 insertions(+)
diff --git a/drivers/clk/ti/clk-k3.
From: Neha Malcom Francis
Clean up templatized boot binaries for j784s4 soc. This includes
modifying the k3-j784s4-binman.dtsi to use SPL_BOARD_DTB,
BOARD_DESCRIPTION and UBOOT_BOARD_DESCRIPTION from the files that
include it to further reuse code.
k3-j784s4-binman.dtsi will contain only templat
The series adds support for J742S2 family of SoCs. Also adds J742S2 EVM
Support and re-uses most of the stuff from the superset device J784s4.
This device is a subset of J784S4 and shares the same memory map and
thus the code is being reused from J784S4 to avoid duplication.
It initially cleans u
From: Neha Malcom Francis
Dynamically going through the subnode array and deleting leads to
templates being skipped from deletion when templates are consecutive in
the subnode list. Prevent this from happening by first parsing the DT
and then deleting the nodes. Add a testcase as well for this co
Import most of libexfat from [1] except for log.c verbatim. The code
does not even compile and further adjustments and integration into
U-Boot filesystem code is in the next patch.
[1] https://github.com/relan/exfat
0b41c6d3560d ("CI: bump FreeBSD to 13.1.")
Acked-by: Tom Rini
Signed-off-by:
> -Original Message-
> From: Ravulapalli, Naresh Kumar
> Sent: Friday, March 14, 2025 7:48 PM
> To: u-boot@lists.denx.de
> Cc: Marek Vasut ; Simon Goldschmidt
> ; Chee, Tien Fong
> ; Michal Simek ;
> Tom Rini ; Ravulapalli, Naresh Kumar
>
> Subject: [PATCH 1/1] drivers: fpga: Add parti
> -Original Message-
> From: Tom Rini
> Sent: Friday, March 14, 2025 10:28 PM
> To: Luke Wang
> Cc: Peng Fan ; jh80.ch...@samsung.com;
> pbrobin...@gmail.com; marek.vasut+rene...@mailbox.org;
> thar...@gateworks.com; jo...@kwiboo.se; s...@chromium.org; u-
> b...@lists.denx.de
> Subject
On 3/17/2025 9:25 AM, Neha Malcom Francis wrote:
Hi Udit
On 14/03/25 18:08, Udit Kumar wrote:
Enable AVS config
Signed-off-by: Udit Kumar
---
Test logs
https://gist.github.com/uditkumarti/9b30461e66aa27e4a813a65f1c552e51#file-gistfile1-txt-L298
Following print was added to see AVS voltage
Hi Udit
On 14/03/25 18:08, Udit Kumar wrote:
> Enable AVS config
>
> Signed-off-by: Udit Kumar
> ---
> Test logs
> https://gist.github.com/uditkumarti/9b30461e66aa27e4a813a65f1c552e51#file-gistfile1-txt-L298
>
> Following print was added to see AVS voltage setting at
> diff --git a/drivers/misc
Demote "exFAT file system is not found" message to debug(). This is
printed when U-Boot attempts to auto-detect the filesystem via generic
filesystem API by attempting to mount the device, and fails to do so
because there is another filesystem in place. The libexfat-fuse code
prints this an error,
These are mainly DBSC5 DRAM controller specific fixes and updates for current
release. There is the long overdue BL31 start V4H board code as well, that
should be in the current release to make the V4H White Hawk board usable with
SPL, and a fallback U-Boot PSCI implementation enablement to make su
Enable exfat support in sandbox and sandbox64 to assure build and
test coverage of this filesystem on both 32bit and 64bit builds.
Signed-off-by: Marek Vasut
---
Cc: Baruch Siach
Cc: Francesco Dolcini
Cc: Heinrich Schuchardt
Cc: Hiago De Franco
Cc: Ilias Apalodimas
Cc: Nam Cao
Cc: Simon Gla
The following changes since commit 0e1fc465fea62ebae91f2f56cb823e8b37ee1077:
Merge tag 'dm-pull-15mar25' of git://git.denx.de/u-boot-dm into next
(2025-03-15 08:19:31 -0600)
are available in the Git repository at:
git://source.denx.de/u-boot-usb.git next
for you to fetch changes up to b0e7
Add U-Boot adjustments to the libexfat code and integrate
the result into U-Boot filesystem layer. This provides full
read-write exfat support for U-Boot available via generic
filesystem interface.
FS_DIRENT_NAME_LEN is increased to 1024 in case exfat is
enabled, because EXFAT can use UTF16 names,
Fix the following conversion overflow errors. The UTF8-to-UTF16
conversion is done through 32bit wchar_t, but U-Boot codebase is
built with -fshort-wchar which limits wchar_t to 16bit. Replace
the built-in wchar_t with u32 to assure the intermediate type is
32bit.
"
fs/exfat/utf.c: In function ‘ut
Add generic implementation of struct stat {} imported from Linux 6.13.y
commit 27560b371ab8 ("fs: pack struct kstat better"). This can be used
by filesystem code imported from elsewhere. Now struct stat {} becomes
available on all supported architectures.
Signed-off-by: Marek Vasut
---
Cc: Baruch
Add generic implementation of write into a block device to be used
by filesystem implementations. This is a pair function for already
existing fs_devread().
Signed-off-by: Marek Vasut
---
Cc: Baruch Siach
Cc: Francesco Dolcini
Cc: Heinrich Schuchardt
Cc: Hiago De Franco
Cc: Ilias Apalodimas
Add generic implementation of the 'mkdir' command to create directories
in filesystems using the generic filesystem API.
Reviewed-by: Tom Rini
Signed-off-by: Marek Vasut
---
Cc: Baruch Siach
Cc: Francesco Dolcini
Cc: Heinrich Schuchardt
Cc: Hiago De Franco
Cc: Ilias Apalodimas
Cc: Nam Cao
Import exfat-fuse libexfat, add U-Boot filesystem layer porting glue
code and wire exfat support into generic filesystem support code. This
adds exfat support to U-Boot.
Fill in generic filesystem interface for mkdir and rm commands.
Make filesystem tests test the generic interface as well as exfa
Add generic implementation of the 'rm' command to delete files
from filesystems using the generic filesystem API.
Reviewed-by: Tom Rini
Signed-off-by: Marek Vasut
---
Cc: Baruch Siach
Cc: Francesco Dolcini
Cc: Heinrich Schuchardt
Cc: Hiago De Franco
Cc: Ilias Apalodimas
Cc: Nam Cao
Cc: Sim
On 3/14/25 3:27 PM, Tom Rini wrote:
On Thu, Mar 13, 2025 at 08:13:27PM +0100, Marek Vasut wrote:
Add tests for the exfat filesystem. These tests are largely an
extension of the FS_GENERIC tests with the following notable
exceptions.
The filesystem image for exfat tests is generated using combi
On Sat, Mar 15, 2025 at 11:17 AM Fabio Estevam wrote:
>
> Hi Adam,
>
> On Sat, Mar 15, 2025 at 12:37 PM Adam Ford wrote:
>
> > I ran the config that failed on my V3, and it passes that build test,
> > but I don't want to waste your time if it fails on others I don't know
> > about. Can you point
On Sat, Mar 15, 2025 at 10:27 PM Heinrich Schuchardt wrote:
>
> Am 15. März 2025 23:17:58 MEZ schrieb Sam Edwards :
> >Hello again U-Boot list,
> >
> >This is v2 of my "misc. fixes" series, sent to prepare the codebase for more
> >direct LLVM support in the near future. This series contains severa
The following changes since commit 15d6518c942f0da13f9a7ceeadbd925c3317ec8d:
ARM: dts: imx: Drop bogus regulator extras on DH i.MX6 DHCOM DRC02
(2025-03-13 15:22:48 -0600)
are available in the Git repository at:
git://source.denx.de:u-boot/custodians/u-boot-nand-flash.git nand-next
for you
Add MIDR entries for Cortex-A55, Cortex-A73 and
Cortex-A75 cores and update the is_coretex_a entries.
Signed-off-by: Peter Robinson
---
v2: Update is_coretex_a entries too.
arch/arm/include/asm/armv8/cpu.h | 6 ++
1 file changed, 6 insertions(+)
diff --git a/arch/arm/include/asm/armv8/cpu
On 3/11/25 15:31, Caleb Connolly wrote:
Improve support for running U-Boot on [Qualcomm] smartphones, with:
* A boot menu which can be entered by holding power during boot
* Hang on panic (so errors can be read on the display)
* Serial gadget which can be enabled by holding volume down or via
Make struct renesas_dbsc5_board_config {} definition public via
include/dbsc5.h, so this structure can be defined in board files
and passed into the DBSC5 DRAM driver by overriding weak function
dbsc5_get_board_data() on board level.
Signed-off-by: Marek Vasut
---
Cc: Nobuhiro Iwamatsu
Cc: Tom R
Add auto-detection and handling of Renesas R-Car V4H-3 and V4H-5
in addition to V4H-7 SoC variants based on OTP fuse programming.
The V4H-3 and V4H-5 variants have reduced DRAM frequency options.
Signed-off-by: Marek Vasut
---
Cc: Nobuhiro Iwamatsu
Cc: Tom Rini
Cc: u-boot@lists.denx.de
---
dri
Update the DRAM initialization code to match DBSC5 initialization code
rev.1.10 , which is currently the latest version available. This makes
DRAM initialization operational on Renesas R-Car V4H R8A779G0 rev.3.0.
Signed-off-by: Marek Vasut
---
Cc: Nobuhiro Iwamatsu
Cc: Tom Rini
Cc: u-boot@lists
Reinstate missing increment by two in DBTR11 calculation based
on the original DBSC5 initialization code rev.0.80. The original
code did ... ODTLon - (js2[JS2_tODTon_min] - 1) + 1 , which was
incorrectly converted into ODTLon - js2[JS2_tODTon_min], but
should have been converted to ODTLon - js2[JS2
The JS1 index is calculated correctly, but the limiter cannot
be the max() function because the index should be lower than
JS1_USABLEC_SPEC_HI and the max() function would unconditionally
override the JS1 index to JS1_USABLEC_SPEC_HI. Use clamp() to
limit the JS1 index instead.
Signed-off-by: Mare
The DBSC5 DRAM controller driver needs access to OTP fuses to discern
Renesas R-Car V4H-3, V4H-5 and V4H-7 SoC variants based on OTP fuse
programming. Make OTP block DT node available in U-Boot SPL DT so the
DBSC5 driver can determine its base address and read out the OTP fuses.
Signed-off-by: Mar
Fix copy paste error in MD pin handling for 5500 Mbps and 4800 Mbps case,
each should be handled by MD[19,17] == 2 and MD[19,17] == 3 respectively.
Signed-off-by: Marek Vasut
---
Cc: Nobuhiro Iwamatsu
Cc: Tom Rini
Cc: u-boot@lists.denx.de
---
drivers/ram/renesas/dbsc5/dram.c | 4 ++--
1 file c
The R-Car V4H SPL implementation was originally running on the Cortex-R52
core, but this is no longer the case. Majority of the SPL now runs on the
Cortex-A76 core. Drop the stale description.
Fixes: ec53fdee5bec ("arm64: renesas: Add Renesas R-Car V4H SPL implementation")
Signed-off-by: Marek Vas
Remove stale Makefile description, this used to be valid for the
original Makefile from which the common Makefile was made generic,
but is no longer applicable to the common Makefile.
Fixes: c7d2d7f90a91 ("ARM: renesas: Simplify board Makefiles")
Signed-off-by: Marek Vasut
---
Cc: Nobuhiro Iwamat
Add tests for IORT table generation:
- SMMU_V3 node
- RC node
Signed-off-by: Patrick Rudolph
---
test/dm/acpigen.c | 115 ++
1 file changed, 115 insertions(+)
diff --git a/test/dm/acpigen.c b/test/dm/acpigen.c
index 23c16bd9866..ee9517f9c29 100644
---
The spec recommends to set the mapping_offset only when there are
ID mappings as indicated by the mapping_count field.
Signed-off-by: Patrick Rudolph
---
lib/acpi/acpi_table.c | 8 ++--
1 file changed, 6 insertions(+), 2 deletions(-)
diff --git a/lib/acpi/acpi_table.c b/lib/acpi/acpi_table.
The IORT spec says that reserved bits must be set to zero, thus clear
all fields of the struct before starting to fill out non-reserved
fields.
Signed-off-by: Patrick Rudolph
---
lib/acpi/acpi_table.c | 4
1 file changed, 4 insertions(+)
diff --git a/lib/acpi/acpi_table.c b/lib/acpi/acpi_t
Check that the provided offsets are really pointing to a node
that have been previously written and are of the correct type.
Signed-off-by: Patrick Rudolph
---
lib/acpi/acpi_table.c | 17 +
1 file changed, 17 insertions(+)
diff --git a/lib/acpi/acpi_table.c b/lib/acpi/acpi_table
Even though the RC node has the correct size and the ID mappings
are written to the end of the node, the ID 'mapping offset' and
'mapping count' are not written in the IORT RC node header, thus it
looks like that the RC node has no ID mappings.
The Linux kernel doesn't complain about the invalid IO
This file has about 40 pylint warnings, but no errors.
Quite a few of these warnings have been there for a while, but most are
coming from newer versions of pylint, where people come up with new
warnings.
The f-string warning is the most common one:
C0209: Formatting a regular string which co
55 matches
Mail list logo
