Use macro for ld64 as well, this changes the function signature from
gen_qemu_st64 => gen_qemu_st64_i64. Replace this at all the call sites.
Signed-off-by: Nikunj A Dadhania
---
target-ppc/translate.c | 37 ++--
target-ppc/translate/fp-impl.inc.c | 42 ++
Load 8byte at a time and manipulate.
Signed-off-by: Nikunj A Dadhania
---
target-ppc/helper.h | 1 +
target-ppc/mem_helper.c | 5 +
target-ppc/translate/vsx-impl.inc.c | 34 --
3 files changed, 26 insertions(+), 14 deletions(-)
d
From: Ravi Bangoria
darn: Deliver A Random Number
Currently return invalid random number for all the case. This needs
proper algorithm to provide cryptographically suitable random data.
Reading from /dev/random can block and that is not an expected behaviour
while the cpu instruction is getting
lxvb16x: Load VSX Vector Byte*16
lxvh8x: Load VSX Vector Halfword*8
Signed-off-by: Nikunj A Dadhania
---
target-ppc/helper.h | 1 +
target-ppc/mem_helper.c | 6
target-ppc/translate/vsx-impl.inc.c | 57 +
target-ppc/translat
stxvb16x: Store VSX Vector Byte*16
stxvh8x: Store VSX Vector Halfword*8
Signed-off-by: Nikunj A Dadhania
---
target-ppc/translate/vsx-impl.inc.c | 55 +
target-ppc/translate/vsx-ops.inc.c | 2 ++
2 files changed, 57 insertions(+)
diff --git a/target-ppc/tr
Hi,
Your series seems to have some coding style problems. See output below for
more information:
Type: series
Message-id: 1473662506-27441-1-git-send-email-nik...@linux.vnet.ibm.com
Subject: [Qemu-devel] [PATCH RESEND v2 00/17] POWER9 TCG enablements - part4
=== TEST SCRIPT BEGIN ===
#!/bin/bash
On 09/08/2016 05:15 PM, Michael S. Tsirkin wrote:
On Thu, Sep 08, 2016 at 10:34:10AM +0200, Maxime Coquelin wrote:
The goal of this patch is to only request a sync (reply_ack,
or get_features) in set_mem_table only when necessary.
It should not be necessary the first time we set the table,
or
On 08/12/2016 11:13 PM, Igor Mammedov wrote:
Reviewed-by: Stefan Hajnoczi
I'd like to review it but I need to read NVDIMM/ACPI specs first
to make sensible comments.
However it will take some time and I'm on vacation starting next week
and I'll be back in a month. So please don't apply thi
On Fr, 2016-09-09 at 21:16 +0300, Michael S. Tsirkin wrote:
> On Thu, Sep 08, 2016 at 09:17:17AM +0200, Gerd Hoffmann wrote:
> > We can't hotplug display adapters in qemu, tag virtio-gpu-pci
> > accordingly (virtio-vga already has this).
> >
> > Signed-off-by: Gerd Hoffmann
>
> Acked-by: Michael
On 9/12/2016 10:40 AM, Jike Song wrote:
> On 09/10/2016 03:55 AM, Kirti Wankhede wrote:
>> On 9/10/2016 12:12 AM, Alex Williamson wrote:
>>> On Fri, 9 Sep 2016 23:18:45 +0530
>>> Kirti Wankhede wrote:
>>>
On 9/8/2016 1:39 PM, Jike Song wrote:
> On 08/25/2016 11:53 AM, Kirti Wankhede wro
Each spapr cpu core type defines an instance_init routine which just
populates the CPU class name. This can be done in the class_init
commonly for all core types which simplifies the registration.
This is inspired by how PowerNV core types are registered.
Certain types of spapr cpu cores ('host' a
"Daniel P. Berrange" writes:
> On Fri, Sep 09, 2016 at 06:21:15PM +0200, Markus Armbruster wrote:
>> "Dr. David Alan Gilbert" writes:
>>
>> > * Daniel P. Berrange (berra...@redhat.com) wrote:
>> >> IIUC, you switched because string-output-visitor could not handle
>> >> complex types.
>> >>
>>
On Fri, Sep 09, 2016 at 09:26:29AM -0700, Richard Henderson wrote:
> On 09/09/2016 07:46 AM, Leon Alrae wrote:
> >Wouldn't it be useful if tcg.h provided also aliases for _le/_be atomic
> >helpers (equivalent to helper_ret_X_mmu) so that in target-* code we wouldn't
> >need to care about the endian
"Daniel P. Berrange" writes:
> On Fri, Sep 09, 2016 at 07:05:04PM +0200, Markus Armbruster wrote:
>> Peter Xu writes:
>>
>> > v4 changes:
>> > - remove two standard headers since they are included in osdep.h
>> > already [Fam]
>> > - make sure it passes build on all platforms (no --target-lis
On Mon, 12 Sep 2016 11:27:57 +1000
David Gibson wrote:
> On Fri, Sep 09, 2016 at 02:31:55PM +0200, Laurent Vivier wrote:
> >
> >
> > On 09/09/2016 14:25, Greg Kurz wrote:
> > > On Thu, 8 Sep 2016 09:50:31 +0200
> > > Laurent Vivier wrote:
> > >
> > >> On 08/09/2016 04:04, David Gibson wro
David Gibson writes:
> On Wed, Sep 07, 2016 at 08:13:31AM +0100, Alex Bennée wrote:
>>
>> David Gibson writes:
>>
>> > On Wed, Sep 07, 2016 at 10:17:42AM +0530, Nikunj A Dadhania wrote:
>> >> David Gibson writes:
>> >>
>> >> > [ Unknown signature status ]
>> >> > On Fri, Sep 02, 2016 at 12:02:
On Sat, 10 Sep 2016 10:23:37 +0200
Maxime Coquelin wrote:
> Currently, devices are plugged before features are negotiated.
> If the backend doesn't support VIRTIO_F_VERSION_1, the transport
> need to rewind some settings.
>
> This is the case for CCW, for which a post_plugged callback had
> been
On Mon, 2016-09-12 at 09:39 +0100, Alex Bennée wrote:
>
> They are now in Richard's tcg-next queue
>
> Message-Id: <1473282648-23487-1-git-send-email-...@twiddle.net>
> Subject: [Qemu-devel] [PULL 00/18] tcg queued patches
>
> All the backends support the new fence op, so far only ARM, Alpha and
Even though device_add is not fully qapi'fied, we may add it to the json
schema with 'gen': false, so registration and documentation can be
generated.
Signed-off-by: Marc-André Lureau
Reviewed-by: Eric Blake
---
qapi-schema.json | 40
1 file changed, 40
qapi'fy the 'qmp_capabilities' command, makes the command visible in
query-qmp-schema.
Signed-off-by: Marc-André Lureau
Reviewed-by: Eric Blake
Reviewed-by: Markus Armbruster
---
monitor.c| 4 ++--
qapi-schema.json | 21 +
qmp-commands.hx | 2 +-
3 files changed,
Hi,
Although some QMP commands are still not fully qapi'fied, it is
possible to use more qapi common and generated code by dropping the
'middle' mode and use qmp_dispatch().
v6:
- get back to v4 approach, and unregister commands at run-time. (Markus
Armbruster)
- comments and commit messages imp
On 09/12/2016 10:51 AM, Cornelia Huck wrote:
On Sat, 10 Sep 2016 10:23:37 +0200
Maxime Coquelin wrote:
Currently, devices are plugged before features are negotiated.
If the backend doesn't support VIRTIO_F_VERSION_1, the transport
need to rewind some settings.
This is the case for CCW, for
There are better chances to find what went wrong at build time than a
later assert in qmp_query_version
Signed-off-by: Marc-André Lureau
---
qmp.c | 16 +++-
scripts/create_config | 6 ++
2 files changed, 9 insertions(+), 13 deletions(-)
diff --git a/qmp.c b/qmp
Since a few commands are using 'gen': false, they are not registered
automatically by the generator. Register manually instead.
This is in preparation for removal of qapi 'middle' mode generation.
Note that qmp_init_marshal() function isn't run yet, so the commands
aren't actually registered, unt
handle_qmp_command() will switch to use qmp_dispatch(). It won't have a
pointer to the marshaller function anymore, but only the name of the
command to invoke. Simplify invalid_qmp_mode() so it can just be called
with the command name.
Signed-off-by: Marc-André Lureau
Reviewed-by: Eric Blake
--
Stop using the so-called 'middle' mode. Instead, use qmp_find_command()
from generated qapi commands registry. Update and fix the documentation
too.
Signed-off-by: Marc-André Lureau
---
monitor.c | 14 ++--
vl.c | 1 +
Makefile
Make it possible to call marshallers manually, without going through
qmp_dispatch(). (this is currently only possible in middle-mode, but
it's also useful in general)
Signed-off-by: Marc-André Lureau
---
scripts/qapi-commands.py | 8 ++--
1 file changed, 2 insertions(+), 6 deletions(-)
diff
From: Markus Armbruster
Signed-off-by: Markus Armbruster
Reviewed-by: Marc-André Lureau
---
qapi/qmp-registry.c | 8
include/qapi/qmp/dispatch.h | 1 +
2 files changed, 9 insertions(+)
diff --git a/qapi/qmp-registry.c b/qapi/qmp-registry.c
index 68b24c9..e805368 100644
--- a/
Signed-off-by: Marc-André Lureau
Reviewed-by: Eric Blake
---
Makefile.target | 7 ++-
1 file changed, 2 insertions(+), 5 deletions(-)
diff --git a/Makefile.target b/Makefile.target
index 8c7a072..19cc49c 100644
--- a/Makefile.target
+++ b/Makefile.target
@@ -156,7 +156,7 @@ else
obj-y += h
We currently define QMP commands in two places: the QAPI schema and
qmp-commands.hx. The latter is preprocessed, the former is not. We
use the preprocessor to suppress configuration-specific commands. For
instance, query-spice is only available #ifdef CONFIG_SPICE.
QMP command dispatch and quer
Now that the register function is always generated, we can
remove the so-called "middle" mode from the generator script.
Signed-off-by: Marc-André Lureau
---
scripts/qapi-commands.py | 15 +++
1 file changed, 3 insertions(+), 12 deletions(-)
diff --git a/scripts/qapi-commands.py b/s
One step towards getting rid of the static qmp_cmds table.
Signed-off-by: Marc-André Lureau
Reviewed-by: Eric Blake
---
monitor.c | 29 ++---
1 file changed, 18 insertions(+), 11 deletions(-)
diff --git a/monitor.c b/monitor.c
index 6e0ae81..f50aa6e 100644
--- a/monitor
This is no longer necessary now that we aren't using middle mode
anymore.
Signed-off-by: Marc-André Lureau
Reviewed-by: Eric Blake
---
monitor.c | 13 +--
docs/writing-qmp-commands.txt | 4 +-
hmp-commands-info.hx | 118
hmp-commands.hx
Hello，
I have realized the IGD passthrough with Intel(R) Core(TM) i7-4770 CPU，but
when I change the platform with the Intel Core i3-6100U，it doesn’t have any VGA
output and windows7 refuses to boot with black screen. This problem has been
bothering me for a long time,someone can help me?
d
Check that invalid args on commands without arguments returns an error.
Signed-off-by: Marc-André Lureau
---
tests/test-qga.c | 21 +
1 file changed, 21 insertions(+)
diff --git a/tests/test-qga.c b/tests/test-qga.c
index 21f44f8..40af649 100644
--- a/tests/test-qga.c
+++ b/
The only remaining function of qmp-commands.hx is to let us generate
qmp-commands.txt from it. Replace qmp-commands.hx by qmp-commands.txt.
We intend to move the documentation into the QAPI schema and generate
qapi-commands.txt from it, but not right now.
Signed-off-by: Marc-André Lureau
---
M
The generated marshal functions do not visit arguments from commands
that take no arguments. Thus they fail to catch invalid
members. Visit the arguments, if provided, to throw an error in case of
invalid members.
Currently, qmp_check_client_args() checks for invalid arguments and
correctly catche
On Thu, Sep 08, 2016 at 09:30:13AM +0200, Ladi Prosek wrote:
> On Thu, Sep 8, 2016 at 8:44 AM, Roman Kagan wrote:
> > On Wed, Sep 07, 2016 at 05:20:48PM +0200, Ladi Prosek wrote:
> >> From: Stefan Hajnoczi
> >>
> >> virtqueue_discard() requires a VirtQueueElement but virtio-balloon does
> >> not
Replace the old manual dispatch and validation code by the generic one
provided by qapi common code.
Note that it is now possible to call the following commands that used to
be disabled by compile-time conditionals:
- dump-skeys
- query-spice
- rtc-reset-reinjection
- query-gic-capabilities
Their
From: Rabin Vincent
The CRIS tests expect that functions marked inline are always inline.
With newer versions of GCC, building them results warnings like the
following and spurious failures when they are run.
In file included from tests/tcg/cris/check_moveq.c:5:0:
tests/tcg/cris/crisutils.h:66:2
Add some missing lines, remove superflous @ in command name, remove
trailing spaces.
Signed-off-by: Marc-André Lureau
---
qmp-commands.hx | 34 ++
1 file changed, 18 insertions(+), 16 deletions(-)
diff --git a/qmp-commands.hx b/qmp-commands.hx
index 734f3d7..b387
Juan Quintela wrote:
> Hi
>
> Please, send any topic that you are interested in covering.
>
> At the end of Monday I will send an email with the agenda or the
> cancellation of the call, so hurry up.
Hi
Kindly remind if you have any topic for Tomorrow.
Thanks, Juan.
>
> Call details:
>
> By p
Introduce macros and trace events for use in AMD IOMMU
interrupt remapping
Signed-off-by: David Kiarie
---
hw/i386/amd_iommu.h | 80
hw/i386/trace-events | 7 +
2 files changed, 87 insertions(+)
diff --git a/hw/i386/amd_iommu.h b/hw/i38
Enabling interrupt remapping with kernel_irqchip=on should result
in an error for both VT-d and AMD-Vi
Signed-off-by: David Kiarie
---
hw/i386/intel_iommu.c | 9 -
hw/i386/x86-iommu.c | 8
2 files changed, 8 insertions(+), 9 deletions(-)
diff --git a/hw/i386/intel_iommu.c b/h
Hello,
This patchset adds AMD IOMMU interrupt remapping logic to Qemu.
I have made some changes to the way X86 Qemu manages MSI routes. The
current code assumes that MSI routes are affiliated to a PCI device which
will not always be the case with split irqchip. With split irqchip platform
devic
Report IOAPIC via IVRS which effectively allows linux AMD-Vi
driver to enable interrupt remapping
Signed-off-by: David Kiarie
---
hw/i386/acpi-build.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/hw/i386/acpi-build.c b/hw/i386/acpi-build.c
index c20bc71..c9bee8f 100644
--- a/hw/i386/acp
When using IOMMU platform devices like IOAPIC are required to make
interrupt remapping requests using explicit SID.We affiliate an MSI
route with a requester ID and a PCI device if present which ensures
that platform devices can call IOMMU interrupt remapping code with
explicit SID while maintainin
Introduce AMD IOMMU interrupt remapping and hook it onto
the existing interrupt remapping infrastructure
Signed-off-by: David Kiarie
---
hw/i386/amd_iommu.c | 240 +++-
hw/i386/amd_iommu.h | 4 +-
hw/intc/ioapic.c| 1 -
3 files changed, 242
Platform devices are now able to make interrupt request with
explicit SIDs hence we can safely expect triggered AddressSpace ID
to match the requesting ID
Signed-off-by: David Kiarie
---
hw/i386/intel_iommu.c | 77 ++-
1 file changed, 39 insertions
Public bug reported:
When trying to install Solaris 2.6 from original CDROM, qemu fail with
the following error :
qemu: fatal: Trap 0x29 while interrupts disabled, Error state
pc: f0041280 npc: f0041284
%g0-7: f0281800 0800 f0243b88 0001 f0244020
%o0-7: 40400ce
Here are some s390x patches that have accumulated at my end:
- fixup for the cpu model patches
- support for READ_STATUS, which has been accepted into the upcoming
virtio 1.1 standard
- update MAINTAINERS file pattern
Christian Borntraeger (2):
s390x/kvm: disable cpu model for the 2.7 machine
From: Christian Borntraeger
cpu model was merged with 2.8, it is wrong to abuse ri_allowed which
was enabled with 2.7.
Signed-off-by: Christian Borntraeger
Signed-off-by: Cornelia Huck
---
hw/s390x/s390-virtio-ccw.c | 17 +
include/hw/s390x/s390-virtio-ccw.h | 3 +++
From: Pierre Morel
We have everything needed for virtio-ccw revision 2 wired up now.
Bump the maximum supported revision reported on a device basis to
the guest so they can make use of it.
Signed-off-by: Pierre Morel
Signed-off-by: Cornelia Huck
---
hw/s390x/virtio-ccw.h | 2 +-
1 file change
From: Christian Borntraeger
Fixup some typos and whitespace damage introduced by the CPU model
patches for s390.
Reported-by: Eric Blake
Signed-off-by: Christian Borntraeger
Signed-off-by: Cornelia Huck
---
qapi-schema.json | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff
From: Pierre Morel
This patch adds the response to the READ_STATUS CCW command.
Signed-off-by: Pierre Morel
Signed-off-by: Cornelia Huck
---
hw/s390x/virtio-ccw.c | 20
hw/s390x/virtio-ccw.h | 1 +
2 files changed, 21 insertions(+)
diff --git a/hw/s390x/virtio-ccw.c b/h
On Mon, Sep 12, 2016 at 01:08:04PM +0300, David Kiarie wrote:
> When using IOMMU platform devices like IOAPIC are required to make
> interrupt remapping requests using explicit SID.We affiliate an MSI
> route with a requester ID and a PCI device if present which ensures
> that platform devices can
The following changes since commit c2a57aae9a1c3dd7de77daf5478df10379aeeebf:
Merge remote-tracking branch 'remotes/famz/tags/docker-pull-request' into
staging (2016-09-09 12:49:41 +0100)
are available in the git repository at:
git://github.com/berrange/qemu tags/pull-qcrypto-2016-09-12-1
f
From: Sascha Silbe
Some files used by s390 KVM code were missing in MAINTAINERS. Add
them.
Reported-by: Markus Armbruster
Signed-off-by: Sascha Silbe
Signed-off-by: Cornelia Huck
---
MAINTAINERS | 3 +++
1 file changed, 3 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index b6fb84e..1
From: Gonglei
gnutls commit 846753877d renamed LIBGNUTLS_VERSION_NUMBER to
GNUTLS_VERSION_NUMBER.
If using gnutls before that verion, we'll get the below warning:
crypto/tlscredsx509.c:618:5: warning: "GNUTLS_VERSION_NUMBER" is not defined
Because gnutls 3.x still defines LIBGNUTLS_VERSION_NUMB
Several error messages print out the raw enum value, which
is less than helpful to users, as these values are not
documented, nor stable across QEMU releases. Switch to use
the enum string instead.
The nettle impl also had two typos where it mistakenly
said "algorithm" instead of "mode", and actua
The XTS cipher mode needs to be used with a cipher which has
a block size of 16 bytes. If a mis-matching block size is used,
the code will either corrupt memory beyond the IV array, or
not fully encrypt/decrypt the IV.
This fixes a memory corruption crash when attempting to use
cast5-128 with xts,
On Mon, Sep 12, 2016 at 2:09 PM, Peter Xu wrote:
> On Mon, Sep 12, 2016 at 01:08:05PM +0300, David Kiarie wrote:
>
> [...]
>
> > @@ -2252,14 +2250,17 @@ static MemTxResult vtd_mem_ir_write(void
> *opaque, hwaddr addr,
> > {
> > int ret = 0;
> > MSIMessage from = {}, to = {};
> > -u
On Mon, Sep 12, 2016 at 01:08:05PM +0300, David Kiarie wrote:
> Platform devices are now able to make interrupt request with
> explicit SIDs hence we can safely expect triggered AddressSpace ID
> to match the requesting ID
>
> Signed-off-by: David Kiarie
> ---
> hw/i386/intel_iommu.c | 77
> +++
Set cpu->running without taking the cpu_list lock, only look at it if
there is a concurrent exclusive section. This requires adding a new
field to CPUState, which records whether a running CPU is being counted
in pending_cpus. When an exclusive section is started concurrently with
cpu_exec_start,
On Mon, Sep 12, 2016 at 01:08:05PM +0300, David Kiarie wrote:
[...]
> @@ -2252,14 +2250,17 @@ static MemTxResult vtd_mem_ir_write(void *opaque,
> hwaddr addr,
> {
> int ret = 0;
> MSIMessage from = {}, to = {};
> -uint16_t sid = X86_IOMMU_SID_INVALID;
> +VTDAddressSpace *as =
From: Sergey Fedorov
Move the code common between run_on_cpu() and async_run_on_cpu() into a
new function queue_work_on_cpu().
Signed-off-by: Sergey Fedorov
Signed-off-by: Sergey Fedorov
Reviewed-by: Alex Bennée
Signed-off-by: Alex Bennée
Message-Id: <1470158864-17651-4-git-send-email-alex.b
In addition to fixing some of the issues found by Alex, safe work items
need not run anymore with a mutex taken. Of course, cpu_exec_start/end
and start_exclusive/end_exclusive are essentially the read and write
side of a specialized rwlock, so there is still a lock in disguise looming
to cause de
Signed-off-by: Paolo Bonzini
---
cpus-common.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/cpus-common.c b/cpus-common.c
index b98f548..cdfdb14 100644
--- a/cpus-common.c
+++ b/cpus-common.c
@@ -88,8 +88,7 @@ struct qemu_work_item {
struct qemu_work_item *next;
From: Sergey Fedorov
Use async_safe_run_on_cpu() to make tb_flush() thread safe. This is
possible now that code generation does not happen in the middle of
execution.
It can happen that multiple threads schedule a safe work to flush the
translation buffer. To keep statistics and debugging outpu
From: Sergey Fedorov
Convert pthread_mutex_t and pthread_cond_t to QemuMutex and QemuCond.
This will allow to make some locks and conditional variables common
between user and system mode emulation.
Signed-off-by: Sergey Fedorov
Signed-off-by: Sergey Fedorov
Reviewed-by: Alex Bennée
Signed-of
From: Sergey Fedorov
To avoid possible confusion, rename flush_queued_work() to
process_queued_cpu_work().
Signed-off-by: Sergey Fedorov
Signed-off-by: Sergey Fedorov
Reviewed-by: Alex Bennée
Signed-off-by: Alex Bennée
Message-Id: <1470158864-17651-6-git-send-email-alex.ben...@linaro.org>
Si
Signed-off-by: Paolo Bonzini
---
cpus-common.c | 25 +++--
include/qom/cpu.h | 11 +++
2 files changed, 34 insertions(+), 2 deletions(-)
diff --git a/cpus-common.c b/cpus-common.c
index 12c8e69..50a92dd 100644
--- a/cpus-common.c
+++ b/cpus-common.c
@@ -106,7 +106
Signed-off-by: Paolo Bonzini
---
docs/tcg-exclusive.promela | 176 +
1 file changed, 176 insertions(+)
create mode 100644 docs/tcg-exclusive.promela
diff --git a/docs/tcg-exclusive.promela b/docs/tcg-exclusive.promela
new file mode 100644
index 00
async_run_on_cpu is only called from the I/O thread, not from CPU threads,
so it doesn't make any difference. It will make a difference however
for async_safe_run_on_cpu.
Reviewed-by: Alex Bennée
Signed-off-by: Paolo Bonzini
---
cpus-common.c | 5 -
1 file changed, 5 deletions(-)
diff --g
From: Sergey Fedorov
Signed-off-by: Sergey Fedorov
Signed-off-by: Sergey Fedorov
Reviewed-by: Alex Bennée
Signed-off-by: Alex Bennée
Message-Id: <1470158864-17651-9-git-send-email-alex.ben...@linaro.org>
Signed-off-by: Paolo Bonzini
---
linux-user/main.c | 10 ++
1 file changed, 10
On Mon, Sep 12, 2016 at 2:02 PM, Peter Xu wrote:
> On Mon, Sep 12, 2016 at 01:08:04PM +0300, David Kiarie wrote:
> > When using IOMMU platform devices like IOAPIC are required to make
> > interrupt remapping requests using explicit SID.We affiliate an MSI
> > route with a requester ID and a PCI d
On 09.09.2016 15:31, Denis V. Lunev wrote:
They should work very similar, covering same areas if backing store is
shorter than the image. This change is necessary for the followup patch
switching to bdrv_get_block_status_above() in mirror to avoid assert
in check_block.
Signed-off-by: Denis V. L
From: Alex Bennée
CPUState is a fairly common pointer to pass to these helpers. This means
if you need other arguments for the async_run_on_cpu case you end up
having to do a g_malloc to stuff additional data into the routine. For
the current users this isn't a massive deal but for MTTCG this get
It is not necessary to hold qemu_cpu_list_mutex throughout the
exclusive section, because no other exclusive section can run
while pending_cpus != 0.
exclusive_idle() is called in cpu_exec_start(), and that prevents
any CPUs created after start_exclusive() from entering cpu_exec()
during an exclus
Hi Peter,
This update to OpenBIOS brings in several PPC updates, but more importantly
brings in the CPU context rework
code which I'd like to get in at the start of the 2.8 cycle to shake out any
issues as early as possible.
Please pull.
ATB,
Mark.
The following changes since commit c2a57
Add a mutex for the CPU list to system emulation, as it will be used to
manage safe work. Abstract manipulation of the CPU list in new functions
cpu_list_add and cpu_list_remove.
Signed-off-by: Paolo Bonzini
---
Makefile.target | 2 +-
bsd-user/main.c | 9 +
cpus-commo
This will serve as the base for async_safe_run_on_cpu.
Reviewed-by: Alex Bennée
Signed-off-by: Paolo Bonzini
---
bsd-user/main.c | 17 ---
cpus-common.c | 82 +++
cpus.c| 2 ++
include/qom/cpu.h | 44
From: Sergey Fedorov
Make CPU work core functions common between system and user-mode
emulation. User-mode does not use run_on_cpu, so do not implement it.
Signed-off-by: Sergey Fedorov
Signed-off-by: Sergey Fedorov
Reviewed-by: Alex Bennée
Signed-off-by: Alex Bennée
Message-Id: <1470158864-
No need to call exclusive_idle() from cpu_exec_end since it is done
immediately afterwards in cpu_exec_start. Any exclusive section could
run as soon as cpu_exec_end leaves, because cpu->running is false and the
mutex is not taken, so the call does not add any protection either.
Signed-off-by: Pa
Marc-André Lureau writes:
> Check that invalid args on commands without arguments returns an error.
>
> Signed-off-by: Marc-André Lureau
> ---
> tests/test-qga.c | 21 +
> 1 file changed, 21 insertions(+)
>
> diff --git a/tests/test-qga.c b/tests/test-qga.c
> index 21f44f8..
On Mon, Sep 12, 2016 at 01:08:07PM +0300, David Kiarie wrote:
[...]
> /* configure MMIO registers at startup/reset */
> static void amdvi_set_quad(AMDVIState *s, hwaddr addr, uint64_t val,
> uint64_t romask, uint64_t w1cmask)
> @@ -641,6 +667,11 @@ static void amdvi_
On Mon, Sep 12, 2016 at 12:13 PM, Mathieu Clabaut
<1622...@bugs.launchpad.net> wrote:
> Public bug reported:
>
> When trying to install Solaris 2.6 from original CDROM, qemu fail with
> the following error :
>
> qemu: fatal: Trap 0x29 while interrupts disabled, Error state
> pc: f0041280 npc: f004
On 9 September 2016 at 22:47, Michael S. Tsirkin wrote:
> The following changes since commit c2a57aae9a1c3dd7de77daf5478df10379aeeebf:
>
> Merge remote-tracking branch 'remotes/famz/tags/docker-pull-request' into
> staging (2016-09-09 12:49:41 +0100)
>
> are available in the git repository at:
Marc-André Lureau writes:
> Hi,
>
> Although some QMP commands are still not fully qapi'fied, it is
> possible to use more qapi common and generated code by dropping the
> 'middle' mode and use qmp_dispatch().
Applied to qapi-next, thanks!
On Mon, Sep 12, 2016 at 2:34 PM, Peter Xu wrote:
> On Mon, Sep 12, 2016 at 01:08:07PM +0300, David Kiarie wrote:
>
> [...]
>
> > /* configure MMIO registers at startup/reset */
> > static void amdvi_set_quad(AMDVIState *s, hwaddr addr, uint64_t val,
> > uint64_t roma
On Mon, Sep 12, 2016 at 02:26:14PM +0300, David Kiarie wrote:
[...]
> > > -int kvm_irqchip_add_msi_route(KVMState *s, int vector, PCIDevice *dev)
> > > +int kvm_irqchip_add_msi_route(KVMState *s, int vector, PCIDevice *dev,
> > uint16_t requester_id)
> > > {
> > > struct kvm_irq_routing_ent
On Mon, 12 Sep 2016 11:18:52 +0200
Maxime Coquelin wrote:
> On 09/12/2016 10:51 AM, Cornelia Huck wrote:
> > On Sat, 10 Sep 2016 10:23:37 +0200
> > Maxime Coquelin wrote:
> >> diff --git a/include/hw/virtio/virtio-bus.h
> >> b/include/hw/virtio/virtio-bus.h
> >> index f3e5ef3..24caa0a 100644
>
On Mon, Sep 12, 2016 at 02:51:27PM +0300, David Kiarie wrote:
> On Mon, Sep 12, 2016 at 2:34 PM, Peter Xu wrote:
>
> > On Mon, Sep 12, 2016 at 01:08:07PM +0300, David Kiarie wrote:
> >
> > [...]
> >
> > > /* configure MMIO registers at startup/reset */
> > > static void amdvi_set_quad(AMDVIStat
Thanks a lot Artyom.
-cpu "TI SuperSparc 50" does the job…
This bug can be closed (sorry for the noise).
** Changed in: qemu
Status: New => Invalid
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bu
On Mon, 12 Sep 2016 15:33:53 +0800
Xiao Guangrong wrote:
> On 08/12/2016 11:13 PM, Igor Mammedov wrote:
>
> >>
> >> Reviewed-by: Stefan Hajnoczi
> > I'd like to review it but I need to read NVDIMM/ACPI specs first
> > to make sensible comments.
> >
> > However it will take some time and I'm o
On Fri, 9 Sep 2016 15:10:06 +0200
Maxime Coquelin wrote:
> This patch adds virtio_test_backend_virtio_1() function to
> check whether backend supports VIRTIO_F_VERSION_1 before the
> negociation takes place.
s/negociation/negotiation/
>
> Cc: Cornelia Huck
> Cc: Marcel Apfelbaum
> Cc: Micha
From: Li Qiang
When processing IO request in mptsas, it uses g_new to allocate
a 'req' object. If an error occurs before 'req->sreq' is
allocated, It could lead to an OOB write in mptsas_free_request
function. Use g_new0 to avoid it.
Reported-by: Li Qiang
Signed-off-by: Prasad J Pandit
---
hw
Eric Auger writes:
> This patch converts VFIO PCI to realize function.
>
> Also original initfn errors now are propagated using QEMU
> error objects. All errors are formatted with the same pattern:
> "vfio: %s: the error description"
Example:
$ upstream-qemu -device vfio-pci
upstream-qemu: -dev
On Mon, Sep 12, 2016 at 3:11 PM, Peter Xu wrote:
> On Mon, Sep 12, 2016 at 02:51:27PM +0300, David Kiarie wrote:
> > On Mon, Sep 12, 2016 at 2:34 PM, Peter Xu wrote:
> >
> > > On Mon, Sep 12, 2016 at 01:08:07PM +0300, David Kiarie wrote:
> > >
> > > [...]
> > >
> > > > /* configure MMIO registe
On Thu, 18 Aug 2016 15:50:45 +0530
Bharata B Rao wrote:
> On Thu, Aug 18, 2016 at 10:57:04AM +1000, David Gibson wrote:
> > On Wed, Aug 17, 2016 at 07:31:38PM +0530, Bharata B Rao wrote:
> > > sPAPR supports only Core level CPU plug and unplug, but nothing
> > > prevents user from issuing a dev
1 - 100 of 321 matches
Mail list logo
