Hello,
i haven't found anything on the web regarding qemu and mentioned variants.
While my host says:
l1tf:Mitigation: PTE Inversion; VMX: SMT vulnerable, L1D conditional
cache flushes
meltdown:Mitigation: PTI
spec_store_bypass:Mitigation: Speculative Store Bypass disabled via
prctl and seccomp
s
Hi,
This series failed docker-quick@centos7 build test. Please find the testing
commands and
their output below. If you have Docker installed, you can probably reproduce it
locally.
Type: series
Message-id: 20180814100010.2546-1-yuval.sh...@oracle.com
Subject: [Qemu-devel] [PATCH] hw/rdma: Abort
Hi,
> +pci_bus = PCI_HOST_BRIDGE(dev)->bus;
> +
> +pci_vga_init(pci_bus);
I'd suggest to use "-device bochs-display" instead, unless you need all
the legacy vga cruft (text mode, ...). The bochs-drm kms driver can
handle this one just fine too, it is much smaller (in terms of code
line
> > Why live-migrate to localhost? That is rather tricky due to both source
> > and target qemu accessing host resources at the same time, and I guess
> > this is the reason you are seeing the problems here.
> Thanks for your reply, but I'm still confused about these issues:
> 1. If local live mig
Signed-off-by: Fam Zheng
---
tests/Makefile.include | 2 +
tests/test-image-locking.c | 152 +
2 files changed, 154 insertions(+)
create mode 100644 tests/test-image-locking.c
diff --git a/tests/Makefile.include b/tests/Makefile.include
index 760a0f18b6
If we know we've already locked the bytes, don't do it again; similarly
don't unlock a byte if we haven't locked it. This doesn't change the
behavior, but fixes a corner case explained below.
Libvirt had an error handling bug that an image can get its (ownership,
file mode, SELinux) permissions ch
The lock_fd field is not strictly necessary because transferring locked
bytes from old fd to the new one shouldn't fail anyway. This spares the
user one fd per image.
Signed-off-by: Fam Zheng
---
block/file-posix.c | 37 +
1 file changed, 13 insertions(+), 24
The first patch reduces chances of QEMU crash in unusual (but not unlikely)
cases especially when used by Libvirt (see commit message).
The second patch halves fd for images.
The third adds some more test for patch one (would have caught the regression
caused by v2).
Fam Zheng (3):
file-posix:
On Thu, Aug 16, 2018 at 08:27:40PM +0200, Marc-André Lureau wrote:
> Hi
> On Thu, Aug 16, 2018 at 7:49 PM Marc-André Lureau
> wrote:
> >
> > Hi
> > On Tue, Mar 6, 2018 at 6:41 AM Peter Xu wrote:
> > >
> > > This patch allows the socket chardev async connection be setup with
> > > non-default gcon
The goal of this module is to profile synchronization primitives (i.e.
mutexes, recursive mutexes and condition variables) so that scalability
issues can be quickly diagnosed.
Sync primitives are profiled by QSP based on the vaddr of the object accessed
as well as the call site (file:line_nr). Tha
The command introduced here is just for developers. This means that:
- the info displayed and the output format could change in the future
- the command is only meant to be used from HMP, not from QMP
Sample output:
(qemu) sync-profile
sync-profile is off
(qemu) info sync-profile
Type
I first implemented this by deleting all entries in the global
hash table. But doing that safely slows down profiling, since
we'd need to introduce rcu_read_lock/unlock in the fast path.
What's implemented here avoids messing with the thread-local
data in the global hash table. It achieves this by
v1: https://lists.gnu.org/archive/html/qemu-devel/2018-08/msg02186.html
Changes since v1:
- Rebase on current master.
- Update copyright to 2018.
- Add -m option to the HMP info command to sort by average wait time,
as suggested by Paolo.
- Add -n option to the HMP info command to NOT merge cal
The command introduced here is just for developers. This means that:
- the interface implemented here could change in the future
- the command is only meant to be used from HMP, not from QMP
Signed-off-by: Emilio G. Cota
---
hmp.h | 1 +
hmp.c | 24
Signed-off-by: Emilio G. Cota
---
include/qemu/qsp.h | 2 +-
util/qsp.c | 102 ++---
2 files changed, 89 insertions(+), 15 deletions(-)
diff --git a/include/qemu/qsp.h b/include/qemu/qsp.h
index f8c6c9648a..a94c464f90 100644
--- a/include/qemu/qs
The BQL is acquired via qemu_mutex_lock_iothread(), which makes
the profiler assign the associated wait time (i.e. most of
BQL wait time) entirely to that function. This loses the original
call site information, which does not help diagnose BQL contention.
Fix it by tracking the callers explicitly.
When used together with -m, this allows us to benchmark the
profiler's performance impact on qemu_mutex_lock.
Signed-off-by: Emilio G. Cota
---
tests/atomic_add-bench.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/tests/atomic_add-bench.c b/tests/atomic_add-bench.c
in
Signed-off-by: Emilio G. Cota
---
vl.c| 3 +++
qemu-options.hx | 10 ++
2 files changed, 13 insertions(+)
diff --git a/vl.c b/vl.c
index 16b913f9d5..5f4e24f29b 100644
--- a/vl.c
+++ b/vl.c
@@ -3959,6 +3959,9 @@ int main(int argc, char **argv, char **envp)
Signed-off-by: Emilio G. Cota
---
include/qemu/qsp.h | 8 +++-
util/qsp.c | 33 +++--
2 files changed, 34 insertions(+), 7 deletions(-)
diff --git a/include/qemu/qsp.h b/include/qemu/qsp.h
index 9c2bb60ff0..209480b687 100644
--- a/include/qemu/qsp.h
+++ b
Hi,
This series seems to have some coding style problems. See output below for
more information:
Type: series
Message-id: 20180816025452.21358-1-richard.hender...@linaro.org
Subject: [Qemu-devel] [PATCH 0/5] tcg: Reorg 128-bit atomic operations
=== TEST SCRIPT BEGIN ===
#!/bin/bash
BASE=base
n=
Hi Laszlo,
Thanks very much for your reminder.
Looking forward to comments from all!
Thanks,
Jing
On 8/17/2018 12:17 AM, Laszlo Ersek wrote:
Hi,
On 08/16/18 11:28, Jing Liu wrote:
This patch serial is about PCI resource reserve capability.
First patch refactors the resource reserve fields in
Hi,
Thanks for the patch and sorry for taking so long to review.
Comments below:
On Fri, Aug 10, 2018 at 10:06:27PM +0800, Robert Hoo wrote:
> Define FeatureWordType.
> Expand FeatureWordInfo to support both CPUID type feature word as well as
> MSR type's.
> Change feature_word_info[] accordingly
Hi,
This series failed docker-quick@centos7 build test. Please find the testing
commands and
their output below. If you have Docker installed, you can probably reproduce it
locally.
Type: series
Message-id: 20180815200922.9928-1-cont...@steffen-goertz.de
Subject: [Qemu-devel] [PATCH] qtest: Add
Hi,
This series failed docker-mingw@fedora build test. Please find the testing
commands and
their output below. If you have Docker installed, you can probably reproduce it
locally.
Type: series
Message-id: 20180815200922.9928-1-cont...@steffen-goertz.de
Subject: [Qemu-devel] [PATCH] qtest: Add s
On Thu, Aug 16, 2018 at 08:20:26PM +0300, Vladimir Sementsov-Ogievskiy wrote:
> Render block nodes graph with help of graphviz
>
> Signed-off-by: Vladimir Sementsov-Ogievskiy
Thanks for your patch. Comments below:
> ---
> scripts/qemu.py | 53 ++
On Thu, Aug 16, 2018 at 01:59:49PM +0200, Thomas Huth wrote:
> On 07/14/2018 12:57 AM, Eduardo Habkost wrote:
> > On Fri, Jul 13, 2018 at 10:27:29AM +0200, Thomas Huth wrote:
> >> A lot of code is using the object_initialize() function followed by a call
> >> to object_property_add_child() to add t
From: Robert Hoo
New CPU models mostly inherit features from ancestor Skylake, while addin new
features: UMIP, New Instructions ( PCONIFIG (server only), WBNOINVD,
AVX512_VBMI2, GFNI, AVX512_VNNI, VPCLMULQDQ, VAES, AVX512_BITALG),
Intel PT and 5-level paging (Server only). As well as
IA32_PRED_CM
Enabling TOPOEXT is always allowed, but it can't be enabled
blindly by "-cpu host" because it may make guests crash if the
rest of the cache topology information isn't provided or isn't
consistent.
This addresses the bug reported at:
https://bugzilla.redhat.com/show_bug.cgi?id=1613277
Signed-off-
From: Daniel P. Berrangé
With the recent set of CPU hardware vulnerabilities on x86, it is
increasingly difficult to understand which CPU configurations are
good to use and what flaws they might be vulnerable to.
This doc attempts to help management applications and administrators in
picking sen
From: Robert Hoo
PCONFIG: Platform configuration, enumerated by CPUID.(EAX=07H, ECX=0):
EDX[bit18].
Signed-off-by: Robert Hoo
Message-Id: <1530781798-183214-4-git-send-email-robert...@linux.intel.com>
Signed-off-by: Eduardo Habkost
---
target/i386/cpu.h | 1 +
target/i386/cpu.c | 2 +-
2 file
From: Robert Hoo
WBNOINVD: Write back and do not invalidate cache, enumerated by
CPUID.(EAX=8008H, ECX=0):EBX[bit 9].
Signed-off-by: Robert Hoo
Message-Id: <1530781798-183214-5-git-send-email-robert...@linux.intel.com>
Signed-off-by: Eduardo Habkost
---
target/i386/cpu.h | 2 ++
target/i3
From: Wanpeng Li
Adds PV_SEND_IPI CPUID feature bit.
Cc: Paolo Bonzini
Cc: Eduardo Habkost
Cc: Radim Krčmář
Cc: Vitaly Kuznetsov
Signed-off-by: Wanpeng Li
Message-Id: <1530526971-1812-1-git-send-email-wanpen...@tencent.com>
Signed-off-by: Eduardo Habkost
---
target/i386/cpu.c | 2 +-
1 fi
The following changes since commit bb16c0412a572c2c9cd44496deb3ad430bc49c1a:
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180816'
into staging (2018-08-16 14:35:50 +0100)
are available in the Git repository at:
git://github.com/ehabkost/qemu.git tags/x86
From: Robert Hoo
Support of IA32_PRED_CMD MSR already be enumerated by same CPUID bit as
SPEC_CTRL.
At present, mark CPUID_7_0_EDX_ARCH_CAPABILITIES unmigratable, per Paolo's
comment.
Signed-off-by: Robert Hoo
Message-Id: <1530781798-183214-3-git-send-email-robert...@linux.intel.com>
Signed-of
From: Robert Hoo
IA32_PRED_CMD MSR gives software a way to issue commands that affect the state
of indirect branch predictors. Enumerated by CPUID.(EAX=7H,ECX=0):EDX[26].
IA32_ARCH_CAPABILITIES MSR enumerates architectural features of RDCL_NO and
IBRS_ALL. Enumerated by CPUID.(EAX=07H, ECX=0):EDX
> On Aug 14, 2018, at 4:40 AM, Kevin Wolf wrote:
>
> Am 13.08.2018 um 20:19 hat Eric Blake geschrieben:
>> On 08/13/2018 11:56 AM, Max Reitz wrote:
>>>
>>> Ah, hm, so much for that. Hm... I don't quite know what to think of
>>> this. It does indeed improve legibility. But the question is w
Public bug reported:
This is probably a bit far afield but on a Solaris 10 SPARC host (Sun
M3000) running a Windows XP guest like this:
./qemu-system-x86_64 -m 1024 -boot d -smp 3 -net nic -net user -hda
/bkpool/qemuimages/XP.img -cdrom /bkpool/qemuimages/xp.iso &
the vnc server starts up and W
(Several of us started an offline discussion on this topic, and it
quickly became complicated, so we decided it should continue upstream.
Here is a synopsis of the discussion so far (as *I've* interpreted it,
so corrections are welcome and apologies in advance for anything I got
wrong!) Some of the
Hi,
This series failed docker-quick@centos7 build test. Please find the testing
commands and
their output below. If you have Docker installed, you can probably reproduce it
locally.
Type: series
Message-id: 20180815025614.53588-1-ebl...@redhat.com
Subject: [Qemu-devel] [PATCH 0/2] Improve qemu-i
I am registering a signal handler per Qemu thread (per VCPU) and
expecting to handle it in that thread context. But I never receive the
signal on the Qemu thread that is causing the event, rather the signal
is sent to parent thread context. Can you please explain the reason
behind this? I also see
On 08/16/2018 04:01 AM, Simon Ruderich wrote:
Adapted patch from Baojun Wang [1] with the following commit message:
I found this could be useful to have qemu-softmmu as a cross
debugger (launch with -s -S command line option), then if we can
have a command to load guest physical m
On 08/16/2018 04:01 AM, Simon Ruderich wrote:
It's the natural type for object sizes and matches the return value of
sizeof(buf).
Signed-off-by: Simon Ruderich
---
cpus.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
Reviewed-by: Eric Blake
--
Eric Blake, Principal Software E
On 08/16/2018 04:01 AM, Simon Ruderich wrote:
qemu_open() allow passing file descriptors to qemu which is used in
restricted environments like libvirt where open() is prohibited.
Suggested-by: Eric Blake
Signed-off-by: Simon Ruderich
---
cpus.c | 20 ++--
1 file changed, 10
On 08/16/2018 04:01 AM, Simon Ruderich wrote:
Signed-off-by: Simon Ruderich
---
cpus.c | 6 --
1 file changed, 4 insertions(+), 2 deletions(-)
Reviewed-by: Eric Blake
--
Eric Blake, Principal Software Engineer
Red Hat, Inc. +1-919-301-3266
Virtualization: qemu.org | libvirt
On 08/16/2018 02:02 PM, Vladimir Sementsov-Ogievskiy wrote:
Hi Eric!
There is a small problem with our qemu-nbd cmdline interface: people
forget to use option -x or don't know about it and face into problems
with old protocol version. One of may colleagues after such situation
(because of thi
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> From: Aleksandar Rikalo
>
> Modify load_elf32()/load_elf64() to treat EM_NANOMIPS as legal as
> EM_MIPS is.
>
> Reviewed-by: Aleksandar Markovic
> Signed-off-by: Aleksandar Markovic
> Signed-off-by: Stefan Markovic
> ---
> include/hw/elf_o
On 8/16/2018 1:27 PM, Daniel P. Berrangé wrote:
> Did you actually 'git bisect' to that commit, or is that just a guess ?
No, I haven't actually tried to build it from sources myself yet so I
just found the source file that handles the keyboard, saw a bunch of
scancode translation stuff in it, did
Hi,
This series failed docker-mingw@fedora build test. Please find the testing
commands and
their output below. If you have Docker installed, you can probably reproduce it
locally.
Type: series
Message-id: 20180815025614.53588-1-ebl...@redhat.com
Subject: [Qemu-devel] [PATCH 0/2] Improve qemu-im
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> From: Aleksandar Rikalo
>
> Value 249 is registered as valid for usage for nanoMIPS executables.
>
> Reviewed-by: Aleksandar Markovic
> Signed-off-by: Aleksandar Markovic
> Signed-off-by: Stefan Markovic
> ---
> include/elf.h | 2 ++
> 1 f
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> From: Yongbok Kim
>
> Fix ERET/ERETNC so that ADEL exception can be raised.
>
> Reviewed-by: Aleksandar Markovic
> Signed-off-by: Yongbok Kim
> Signed-off-by: Aleksandar Markovic
> Signed-off-by: Stefan Markovic
> ---
> target/mips/op_hel
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> +if ((env->CP0_Config3 & (1 << CP0C3_BP)) &&
> +(env->hflags & MIPS_HFLAG_BMASK)) {
> +if (!(env->hflags & MIPS_HFLAG_B16)) {
> +env->CP0_BadInstrP = cpu_ldl_code(env, env->active_tc.PC -
> 4);
> +
On 08/15/2018 04:23 AM, Vladimir Sementsov-Ogievskiy wrote:
ping.
Finally, Qemu 3.0 released, and it is incompatible with current NBD
protocol. Please, commit this patch.
Indeed, qemu 3.0 with the qemu:dirty-bitmap:NAME context does exceed the
final length when REQ_ONE is not in force.
As
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> From: Matthew Fortune
>
> ISA mode bit (LSB of address) is no longer required but is also
> masked to allow for tools transition. The flag has_isa_mode has the
> key role in the implementation.
>
> Reviewed-by: Aleksandar Markovic
> Signed-of
On 08/09/2018 04:34 PM, Max Reitz wrote:
bdrv_refresh_filename() should invoke itself recursively on all
children, not just on file.
With that change, we can remove the manual invocations in blkverify,
quorum, commit, mirror, and blklogwrites.
Signed-off-by: Max Reitz
---
block.c
Hi Eric!
There is a small problem with our qemu-nbd cmdline interface: people
forget to use option -x or don't know about it and face into problems
with old protocol version. One of may colleagues after such situation
(because of this option, he could not use utility nbd-client, which
doesn't
Le 11/08/2018 à 17:26, Richard Henderson a écrit :
> On 08/11/2018 01:23 AM, Laurent Vivier wrote:
>> This fixes java in a linux-user chroot:
>> $ java --version
>> qemu-sh4: .../accel/tcg/cpu-exec.c:634: cpu_loop_exec_tb: Assertion
>> `use_icount' failed.
>> qemu: uncaught target signal 6 (
* Simon Ruderich (si...@ruderich.org) wrote:
> Adapted patch from Baojun Wang [1] with the following commit message:
>
> I found this could be useful to have qemu-softmmu as a cross
> debugger (launch with -s -S command line option), then if we can
> have a command to load guest physic
* Simon Ruderich (si...@ruderich.org) wrote:
> This enables completion for the filename arguments.
>
> Suggested-by: Dr. David Alan Gilbert
> Signed-off-by: Simon Ruderich
Reviewed-by: Dr. David Alan Gilbert
> ---
> hmp-commands.hx | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
* Simon Ruderich (si...@ruderich.org) wrote:
> i is only 32-bit. To prevent possible truncation when dumping large
> memory regions use l which is target long.
>
> Suggested-by: Dr. David Alan Gilbert
> Signed-off-by: Simon Ruderich
Reviewed-by: Dr. David Alan Gilbert
> ---
> hmp-commands.hx
The function job_cancel_async() will always cause an assert for blockjob
user resume. We set job->user_paused to false, and then call
job->driver->user_resume(). In the case of blockjobs, this is the
block_job_user_resume() function.
In that function, we assert that job.user_paused is set to tru
v2 changes:
Patch 1: Added r-b from John, Eric (Thanks)
Patch 2: Attached an iotest as patch 2
* cc'ed qemu-stable
For the test in patch 2, failure here is the failure output w/o patch 1:
{"timestamp": {"seconds": TIMESTAMP, "microseconds": TIMESTAMP}, "event":
"JOB_STATUS_CHANG
Signed-off-by: Jeff Cody
---
tests/qemu-iotests/229 | 95 ++
tests/qemu-iotests/229.out | 23 +
tests/qemu-iotests/group | 1 +
3 files changed, 119 insertions(+)
create mode 100755 tests/qemu-iotests/229
create mode 100644 tests/qemu-iotests/2
Reported by Coverity:
Error: RESOURCE_LEAK (CWE-772): [#def439]
qemu-2.12.0/target/i386/cpu.c:3179: alloc_fn: Storage is returned from
allocation function "qdict_new".
qemu-2.12.0/qobject/qdict.c:34:5: alloc_fn: Storage is returned from allocation
function "g_malloc0".
qemu-2.12.0/qobject/qdict.
Hi
On Thu, Aug 16, 2018 at 7:49 PM Marc-André Lureau
wrote:
>
> Hi
> On Tue, Mar 6, 2018 at 6:41 AM Peter Xu wrote:
> >
> > This patch allows the socket chardev async connection be setup with
> > non-default gcontext. We do it by postponing the setup to machine done,
> > since until then we can
On 15/08/2018 14:38, Markus Armbruster wrote:
Emanuele Giuseppe Esposito writes:
Qgraph API for the qtest driver framework
This series of patches introduce a different qtest driver
organization, viewing machines, drivers and tests as node in a
graph, each having one or multiple edges relation
On Tue, 7 Aug 2018 13:31:23 -0600
Alex Williamson wrote:
> Remove KVM specific tests in balloon_page(), instead marking
> ballooning as inhibited without KVM_CAP_SYNC_MMU support.
>
> Reviewed-by: David Hildenbrand
> Reviewed-by: Peter Xu
> Reviewed-by: Cornelia Huck
> Signed-off-by: Alex Wi
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> +#define umips_decode_gpr3_reg_names(rn) mips_gpr_names[umips_decode_gpr3[rn]]
> +#define umips_decode_gpr3_src_store_reg_names(rn) \
> +mips_gpr_names[umips_decode_gpr3_src_store[rn]]
> +
> +int nanomips_dis(char *buf, unsigned address, unsi
Ping for code review, please?
(It's only been a week so this is a little bit eager, but
I have some more MPS patches which wire up the PL022 SPI
controllers, which I'm holding off on posting until this
and the preceding FPGAIO set get reviewed and committed, so
as not to have too many MPS patches
From: Aleksandar Markovic
Amend MIPS-related items in qemu-doc.texi
Reviewed-by: Thomas Huth
Signed-off-by: Aleksandar Markovic
Signed-off-by: Stefan Markovic
---
qemu-doc.texi | 13 +++--
1 file changed, 11 insertions(+), 2 deletions(-)
diff --git a/qemu-doc.texi b/qemu-doc.texi
in
From: Aleksandar Rikalo
Add ability to target platforms to individually include user-mode
support for system calls from "stat" group of system calls.
This change is related to new nanoMIPS platform in the sense that
it supports a different set of "stat" system calls than any other
target. nanoMI
From: Aleksandar Markovic
Add MIPS machine variants ELF flags so that the emulation behavior
can be adjusted if needed.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Laurent Vivier
Reviewed-by: Richard Henderson
Signed-off-by: Aleksandar Markovic
Signed-off-by: Stefan Markovic
---
inclu
From: Stefan Markovic
Add testing Config1.WR bit into watch exception handling logic.
Reviewed-by: Richard Henderson
Reviewed-by: Aleksandar Markovic
Signed-off-by: Aleksandar Markovic
Signed-off-by: Stefan Markovic
---
target/mips/translate.c | 8
1 file changed, 8 insertions(+)
On 08/16/2018 12:28 PM, Vladimir Sementsov-Ogievskiy wrote:
Hmm, how should I properly set based-on, if there two series under this
one?
Based on:
[PATCH v3 0/8] dirty-bitmap: rewrite bdrv_dirty_iter_next_area
and
[PATCH 0/2] block: make .bdrv_close optional
patchew goes off mail
From: Aleksandar Markovic
Remove duplicate preprocessor constant definition for EF_MIPS_ARCH.
The duplicate was introduced in commit 45506bdd. It placed the
constant EF_MIPS_ARCH in a better place, however it did not remove
the original. This patch removes the original occurrence.
Reviewed-by:
From: Stefan Markovic
Add CP0 BadInstrX register. This register will be used in nanoMIPS.
Reviewed-by: Aleksandar Markovic
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Signed-off-by: Stefan Markovic
Signed-off-by: Yongbok Kim
Signed-off-by: Aleksandar Markovic
---
ta
From: Aleksandar Markovic
Fix two instances of shadow variables. This cleans up entire file
translate.c from shadow variables.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Signed-off-by: Aleksandar Markovic
Signed-off-by: Stefan Markovic
---
target/mips/translate.c | 4
From: Aleksandar Markovic
Synchronize content of linux-user/mips/syscall_nr.h and
linux-user/mips64/syscall_nr.h with Linux kernel 4.18 headers.
This adds 9 new syscall numbers, the last being NR_io_pgetevents.
Reviewed-by: Laurent Vivier
Reviewed-by: Richard Henderson
Signed-off-by: Aleksanda
From: Aleksandar Markovic
Update CP0 registers Config0, Config1, Config2, Config3,
Config4, and Config5 bit definitions.
Some of these bits will be utilized by upcoming nanoMIPS changes.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Signed-off-by: Aleksandar Markovic
---
From: Yongbok Kim
BadVAddr should not be updated if (env->hflags & MIPS_HFLAG_DM) is
set.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Signed-off-by: Yongbok Kim
Signed-off-by: Aleksandar Markovic
---
target/mips/helper.c| 4 +++-
target/mips/op_helper.c | 12
From: Aleksandar Rikalo
Remove "range style" case statements to make code analysis easier.
This patch handles cases when the values in the range in question
were not properly defined.
Reviewed-by: Richard Henderson
Reviewed-by: Aleksandar Markovic
Signed-off-by: Aleksandar Markovic
Signed-off
From: Yongbok Kim
MFHC0 and MTHC0 used to handle EntryLo0 and EntryLo1 registers only,
and placing ELPA flag checks before switch statement were technically
correct. However, after adding handling more registers, these checks
should be moved to act only in cases of handling EntryLo0 and
EntryLo1.
From: Aleksandar Markovic
Remove "range style" case statements to make code analysis easier.
This is needed also for some upcoming nanoMIPS-related refactorings.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Signed-off-by: Aleksandar Markovic
---
target/mips/translate.c
From: Aleksandar Markovic
Mark switch fallthroughs with comments, in cases fallthroughs
are intentional.
The comments "/* fall through */" are interpreted by compilers and
other tools, and they will not issue warnings in such cases. For gcc,
the warning is turnend on by -Wimplicit-fallthrough. W
From: Aleksandar Markovic
The following changes since commit c542a9f9794ec8e0bc3fcf5956d3cc8bce667789:
Merge remote-tracking branch 'remotes/armbru/tags/pull-tests-2018-08-16' into
staging (2018-08-16 09:50:54 +0100)
are available in the git repository at:
https://github.com/AMarkovic/qem
From: Aleksandar Markovic
Update email addresses of Aleksandar Markovic and Paul Burton in the
MAINTAINERS file. Also, add corresponding items in the .mailmap file.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Signed-off-by: Aleksandar Markovic
---
.mailmap| 7 +
On 08/08/2018 07:03 AM, Markus Armbruster wrote:
The JSON parser has three public headers, json-lexer.h, json-parser.h,
json-streamer.h. They all contain stuff that is of no interest
outside qobject/json-*.c.
Collect the public interface in include/qapi/qmp/json-parser.h, and
everything else in
Hi
On Tue, Mar 6, 2018 at 6:41 AM Peter Xu wrote:
>
> This patch allows the socket chardev async connection be setup with
> non-default gcontext. We do it by postponing the setup to machine done,
> since until then we can know which context we should run the async
> operation on.
>
> Reviewed-by:
- move register counting to xtensa/gdbstub.c
- add symbolic names for register types and flags from GDB and use them
in register counting and access functions.
Signed-off-by: Max Filippov
---
target/xtensa/cpu.h | 2 ++
target/xtensa/gdbstub.c | 60 +++-
This fixes communication with gdb in the presence of type-5 (TIE state
mapped on user registers) and type-7 (special case of masked registers)
registers in the xtensa core config.
Cc: qemu-sta...@nongnu.org
Signed-off-by: Max Filippov
---
target/xtensa/helper.c | 4 +++-
1 file changed, 3 insert
Hello,
this series fixes communication between xtensa gdb and QEMU gdbstub in
the presence of TIE states mapped to user registers in the core
configuration and does a cleanup on top of it.
Max Filippov (2):
target/xtensa: fix gdbstub register counts
target/xtensa: clean up gdbstub register ha
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> From: Stefan Markovic
>
> Add emulation of DSP ASE instructions for nanoMIPS - part 6.
>
> Reviewed-by: Aleksandar Markovic
> Signed-off-by: Aleksandar Markovic
> Signed-off-by: Stefan Markovic
> ---
> target/mips/translate.c | 62
> +
Hmm, now I think, that instead of this, it is better to use pointer as
parent id for
nod-bds parents, to be sure they will not intersect. And add special
field to
qapi block relation info "parent-description" for such parents.
Also I'm afraid that this patch may break iotests..
16.08.2018 20:2
Hmm, how should I properly set based-on, if there two series under this one?
Based on:
[PATCH v3 0/8] dirty-bitmap: rewrite bdrv_dirty_iter_next_area
and
[PATCH 0/2] block: make .bdrv_close optional
16.08.2018 18:05, no-re...@patchew.org wrote:
Hi,
This series failed docker-mingw@f
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> From: Stefan Markovic
>
> Add emulation of DSP ASE instructions for nanoMIPS - part 5.
>
> Reviewed-by: Aleksandar Markovic
> Signed-off-by: Aleksandar Markovic
> Signed-off-by: Stefan Markovic
> ---
> target/mips/translate.c | 142
>
On Thu, Aug 16, 2018 at 01:11:05PM -0400, Phillip Susi wrote:
> Hello, I recently upgraded my Xen server from Ubuntu 16.04 to 18.04 and
> am no longer able to type a | over vnc to the xen vms. When I press \
> it works, but when I hold down shift and press \ which should generate a
> |, the vm see
Render block nodes graph with help of graphviz
Signed-off-by: Vladimir Sementsov-Ogievskiy
---
scripts/qemu.py | 53 +
1 file changed, 53 insertions(+)
diff --git a/scripts/qemu.py b/scripts/qemu.py
index f099ce7278..cff562c713 100644
--- a/sc
Add new command, returning list of block nodes graph edges.
Signed-off-by: Vladimir Sementsov-Ogievskiy
---
qapi/block-core.json | 71 +++
include/block/block.h | 1 +
block.c | 57 +
blockdev
On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> +switch (opc) {
> +case NM_POOL32AXF_2_0_7:
> +switch (extract32(ctx->opcode, 9, 3)) {
For future cleanup, I can't help but thinking you'd be better served by
extracting a different set of opcode bits and having a single switch.
On 08/16/2018 10:06 AM, Aleksandar Markovic wrote:
> I think some of the previously-implemented similar cases involving read-only
> bits were handled the same way, and we just built on that. What would you
> suggest as a more appropriate solution in such cases (of accessing "preset by
> hardware
> From: Richard Henderson
> Sent: Thursday, August 16, 2018 6:33 PM
>
> Subject: Re: [PATCH v9 22/84] target/mips: Add emulation of nanoMIPS 16-bit
> branch instructions
>
> On 08/16/2018 07:57 AM, Aleksandar Markovic wrote:
> > From: Yongbok Kim
> >
> > Add emulation of nanoMIPS 16-bit branch
1 - 100 of 458 matches
Mail list logo
