Does -fno-tree-ch works on PC ?
Fabrice.
Yes. According to the GCC docs[1], -ftree-ch is enabled by -O1 and
above on all architectures.
[1] http://gcc.gnu.org/onlinedocs/gcc-4.0.2/gcc/Optimize-Options.html
- Josh
___
Qemu-devel mailing list
Qem
Hi,
Fabrice Bellard wrote:
QEMU version 0.8.0 is out ! You can get it from:
http://bellard.org/qemu/download.html .
Fabrice.
Thank you!
USB, SMP and vLAN are important features.
I finally got some time again (holidays starting by end of this week).
Updated Solaris-Host ready packages and
Hi,
Sorry, I didn't follow closely to the mailing list lately.
I fixed the script. Snapshot is now updated.
Thanks,
Hetz
On 12/20/05, Oliver Gerlich <[EMAIL PROTECTED]> wrote:
> -BEGIN PGP SIGNED MESSAGE-
> Hash: SHA1
>
> Hi,
>
> the Qemu snapshot files at http://qemu.dad-answers.com/do
On Monday 19 December 2005 18:23, Fabrice Bellard wrote:
> Hi,
>
> QEMU version 0.8.0 is out ! You can get it from:
>
> http://bellard.org/qemu/download.html .
>
> Fabrice.
Is x86 SSE3 supported yet?
Thanks,
Dave
--
Lose, v., experience a loss, get rid of, "lose the weight"
Loose, adj., not t
Hi,
QEMU version 0.8.0 is out ! You can get it from:
http://bellard.org/qemu/download.html .
Fabrice.
___
Qemu-devel mailing list
Qemu-devel@nongnu.org
http://lists.nongnu.org/mailman/listinfo/qemu-devel
Does -fno-tree-ch works on PC ?
Fabrice.
Joachim Henke wrote:
I know that you have already discussed this on the list, and that you don't
want to actively support GCC 4. But (at least on Mac OS X) only a fix in
the build configuration is necessary to do the magic: op.c must be compiled
with -fn
CVSROOT:/sources/qemu
Module name:qemu
Branch:
Changes by: Fabrice Bellard <[EMAIL PROTECTED]> 05/12/19 22:28:04
Modified files:
. : VERSION Changelog
Log message:
update
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/qemu/VERSION
CVSROOT:/sources/qemu
Module name:qemu
Branch:
Changes by: Fabrice Bellard <[EMAIL PROTECTED]> 05/12/19 22:12:34
Modified files:
. : qemu-doc.texi
Log message:
vvfat note
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/qemu/qemu-do
CVSROOT:/sources/qemu
Module name:qemu
Branch:
Changes by: Fabrice Bellard <[EMAIL PROTECTED]> 05/12/19 22:11:49
Modified files:
. : block-vvfat.c
Log message:
win32 compile fix
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/qemu/
I know that you have already discussed this on the list, and that you don't
want to actively support GCC 4. But (at least on Mac OS X) only a fix in
the build configuration is necessary to do the magic: op.c must be compiled
with -fno-tree-ch (as already mentioned on this mailing list).
GCC 4.0 is
Daniel Jacobowitz <[EMAIL PROTECTED]> writes:
> You don't need anything near this complicated: if the register being
> set is the base register, copy it into T2 instead of overwriting the
> base register. Then at the end, if the base register was loaded, copy
> T2 into the base register. That's a
Hi,
On Mon, 19 Dec 2005, Kazu wrote:
> It is comile fix for win32.
Sorry... I "fixed" the headers of my installation. I think that MinGW
should be fixed, really. Everybody passes down a mode when creating a
directory.
But you're correct, as long as they don't get their act together, we
shoul
...just to end this thread (c:
The problem is fixed in todays CVS. Compling QEMU with GCC 3.3 on Mac
OS X now works again: Running FreeDOS and Doom timedemo don't crash
anymore.
http://lists.gnu.org/archive/html/qemu-devel/2005-12/msg00206.html
Many thanks to Fabrice!
___
On Mon, Dec 19, 2005 at 05:24:48PM +0200, Antti P Miettinen wrote:
> Antti P Miettinen <[EMAIL PROTECTED]> writes:
> > but anyway - how would the ldm register update be made atomic? Or
> > should the restart be able to continue in the middle? How are the
> > atomicity issues handled in qemu?
>
> I
Antti P Miettinen <[EMAIL PROTECTED]> writes:
> but anyway - how would the ldm register update be made atomic? Or
> should the restart be able to continue in the middle? How are the
> atomicity issues handled in qemu?
I wonder how the ARM implementations handle it..
The below is a quick test how
Antti P Miettinen <[EMAIL PROTECTED]> writes:
> __asm__ __volatile__ ("ldmia %0,{%1,%2}"
> : "=r" (base) : "0" (base), "r" (dummy));
Hmm.. thats probably wrong.. is this closer:
__asm__ __volatile__ ("ldmia %0,{%0,%1}"
: "+r" (base), "=r"
16 matches
Mail list logo