On Tuesday 07 July 2009, Spencer Oliver wrote:
> No this reset delay is in your str7 startup code, eg.
>
> ...
>
> #*
> # Reset Handler Entry Point
> #*
> >
> > This is why people often put a small reset delay in the
> startup file
> > for the
> > str7 to compensate for this.
>
> Last I checked there was a str710.cfg file which we use. How
> do you set his "small reset delay" you speak of? Would this
> be jtag_n[st]rst_delay? Should this be
Spencer Oliver wrote:
>> We have an STR712 board by Olimex but (actually, an IAR
>> kickstart board). We can do the "halt reset" with no errors
>> but it does not do a clean reset (the PC does not go to
>> zero). With soft_reset_halt it does go back to zero. There
>> are no errors logged in ei
>
> We have an STR712 board by Olimex but (actually, an IAR
> kickstart board). We can do the "halt reset" with no errors
> but it does not do a clean reset (the PC does not go to
> zero). With soft_reset_halt it does go back to zero. There
> are no errors logged in either case.
> soft_reset
Spencer Oliver wrote:
>> With jlink on cortex M3 boards (ST Mic), "halt reset" works
>> OK. But with
>> STR712 board (ARM7TDMI) it doesn't work and I have to do
>> "soft_reset_halt". I don't remember the exact failure with
>> "halt reset"
>> with ARM7 since I don't have anything setup right now
> >
> > strangely however the str912 fails the reset halt using jlink.
> > But works fine using amontec/olimex - the saga continues.
>
> Some devices (str912??) need CLK=0 in idle for reset halt to work.
>
Thanks, i remember that from before.
Thought this was sorted for jlink?
Cheers
Spen
On Tue, Jul 7, 2009 at 5:53 PM, Spencer Oliver wrote:
>> > With jlink on cortex M3 boards (ST Mic), "halt reset" works OK. But
>> > with
>> > STR712 board (ARM7TDMI) it doesn't work and I have to do
>> > "soft_reset_halt". I don't remember the exact failure with "halt
>> > reset"
>> > with ARM7 sin
> > With jlink on cortex M3 boards (ST Mic), "halt reset" works OK. But
> > with
> > STR712 board (ARM7TDMI) it doesn't work and I have to do
> > "soft_reset_halt". I don't remember the exact failure with "halt
> > reset"
> > with ARM7 since I don't have anything setup right now.
> >
>
> just
> With jlink on cortex M3 boards (ST Mic), "halt reset" works
> OK. But with
> STR712 board (ARM7TDMI) it doesn't work and I have to do
> "soft_reset_halt". I don't remember the exact failure with
> "halt reset"
> with ARM7 since I don't have anything setup right now.
>
just tested with a jl
Gary Carlson wrote:
> I am getting a bug message when I issue a ³reset halt² instruction from a
> telnet client using a j-link dongle. Has this instruction worked for anyone
> else before on other targets? Before I go off an hunt this down, I was
> hoping to see whether it is a problem isolated t
On Tue, Jul 7, 2009 at 10:51 PM, Gene Smith wrote:
> Gary Carlson wrote:
>> I am getting a bug message when I issue a ³reset halt² instruction from a
>> telnet client using a j-link dongle. Has this instruction worked for anyone
>> else before on other targets? Before I go off an hunt this down,
On Tue, Jul 7, 2009 at 7:22 AM, Gary Carlson wrote:
> I am getting a bug message when I issue a ³reset halt² instruction from a
> telnet client using a j-link dongle. Has this instruction worked for anyone
> else before on other targets? Before I go off an hunt this down, I was
> hoping to see wh
You'll have to provide more detail.
There is at least one (for now obscure) reset halt being chased down
currently.
--
Øyvind Harboe
Embedded software and hardware consulting services
http://www.zylin.com
___
Openocd-development mailing list
Openocd-
I am getting a bug message when I issue a ³reset halt² instruction from a
telnet client using a j-link dongle. Has this instruction worked for anyone
else before on other targets? Before I go off an hunt this down, I was
hoping to see whether it is a problem isolated to my particular processor or
14 matches
Mail list logo
