Re: [Openocd-development] Cache L1, L2 on armv7a.

2011-10-04 Thread Karl Kurbjun
On 09/29/2011 09:40 AM, Michel JAOUEN wrote: Hello, I implemented the flush of L1 and L2 cache for cortex_a. I added the support of phys memory access through dap apsel 1, (for this access, a flush is performed, and mmu is disabled) I also implement va_to_pa mechanism for virt_to_phys. For

[Openocd-development] openocd mailing lists moving

2011-10-04 Thread Spencer Oliver
Due to the recent news about Berlios closure on 31.12.2011 we are moving the mailing list to sourceforge. http://lists.sourceforge.net/mailman/listinfo/openocd-devel - was http://lists.berlios.de/mailman/listinfo/openocd-development http://lists.sourceforge.net/mailman/listinfo/openocd-commit - wa