Am Montag, den 17.01.2011, 05:07 + schrieb Matt Turner:
> What are your plans for pushing this upstream? I see you've been
> pushing r600g bug fixes lately.
I started with cherry picking some of the smaller changes to r600g,
because I wasn't sure that my patches didn't have any seriously
regre
Hi Christian,
What are your plans for pushing this upstream? I see you've been
pushing r600g bug fixes lately.
Thanks for your work!
Matt
___
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/mesa-dev
Christian König wrote:
Ups, I forgot to push again after committing the merge fixes, please
pull and try again.
Building OK now.
___
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/mesa-dev
Am Montag, den 10.01.2011, 17:13 +0100 schrieb Henri Verbeet:
> 2011/1/10 Andy Furniss :
> > r600_asm.c: In function 'r600_bc_dump':
> > r600_asm.c:2334: error: 'struct r600_bc_cf' has no member named
> > 'kcache0_mode'
> > r600_asm.c:2335: error: 'struct r600_bc_cf' has no member named
> > 'kcache
2011/1/10 Andy Furniss :
> r600_asm.c: In function 'r600_bc_dump':
> r600_asm.c:2334: error: 'struct r600_bc_cf' has no member named
> 'kcache0_mode'
> r600_asm.c:2335: error: 'struct r600_bc_cf' has no member named
> 'kcache0_bank'
> r600_asm.c:2336: error: 'struct r600_bc_cf' has no member named
Christian König wrote:
Hi,
in the past couple of weeks i tried to optimize the shaders used for the
iDCT and MC code. Beside optimizing the TGSI code for the shaders i
optimized the TGSI->R600 code generation in r600g quite a bit:
I am getting an error trying to build your latest xvmc mesa, ma
2011/1/10 Christian König :
> Where can i ask for write permission to mesa master repository?
> I have some patches ready who are clearly bug fixes, or should I post
> them for manual inclusion?
Just a bug report is needed. See http://www.freedesktop.org/wiki/AccountRequests
__
Am Sonntag, den 09.01.2011, 03:41 -0500 schrieb Alex Deucher:
> Using linear buffers is about the worse layout possible from the GPU's
> perspective due to the design of the memory controller. Ideally we
> want to use 2D tiling for everything. Try these patches which force
> 2D tiling and make su
2011/1/8 Christian König :
> Hi,
>
> in the past couple of weeks i tried to optimize the shaders used for the
> iDCT and MC code. Beside optimizing the TGSI code for the shaders i
> optimized the TGSI->R600 code generation in r600g quite a bit:
> * Removed the temporary register use from mos
Hi,
in the past couple of weeks i tried to optimize the shaders used for the
iDCT and MC code. Beside optimizing the TGSI code for the shaders i
optimized the TGSI->R600 code generation in r600g quite a bit:
* Removed the temporary register use from most instructions
* Optimize awa
10 matches
Mail list logo