arsenm wrote:
### Merge activity
* **Jun 17, 10:54 PM UTC**: A user started a stack merge that includes this
pull request via
[Graphite](https://app.graphite.dev/github/pr/llvm/llvm-project/141944).
https://github.com/llvm/llvm-project/pull/141944
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/141944
>From 641ab37922230a88206b08d07b76df77c9d82512 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Thu, 29 May 2025 15:20:50 +0200
Subject: [PATCH] AMDGPU: Reduce cost of f64 copysign
The real implementation is
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/141944
>From 641ab37922230a88206b08d07b76df77c9d82512 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Thu, 29 May 2025 15:20:50 +0200
Subject: [PATCH] AMDGPU: Reduce cost of f64 copysign
The real implementation is
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/141944
>From 0ddc81d117497e6caea3334f7e62ff1aa62f0e3a Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Thu, 29 May 2025 15:20:50 +0200
Subject: [PATCH] AMDGPU: Reduce cost of f64 copysign
The real implementation is
@@ -741,8 +743,8 @@ GCNTTIImpl::getIntrinsicInstrCost(const
IntrinsicCostAttributes &ICA,
case Intrinsic::copysign:
return NElts * getFullRateInstrCost();
case Intrinsic::canonicalize: {
-assert(SLT != MVT::f64);
-InstRate = getFullRateInstrCost();
+InstRat
@@ -741,8 +743,8 @@ GCNTTIImpl::getIntrinsicInstrCost(const
IntrinsicCostAttributes &ICA,
case Intrinsic::copysign:
return NElts * getFullRateInstrCost();
case Intrinsic::canonicalize: {
-assert(SLT != MVT::f64);
-InstRate = getFullRateInstrCost();
+InstRat
llvmbot wrote:
@llvm/pr-subscribers-backend-amdgpu
Author: Matt Arsenault (arsenm)
Changes
The real implementation is 1 real instruction plus a constant
materialize. Call that a 1, it's not a real f64 operation.
---
Full diff: https://github.com/llvm/llvm-project/pull/141944.diff
2 File
https://github.com/arsenm ready_for_review
https://github.com/llvm/llvm-project/pull/141944
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
arsenm wrote:
> [!WARNING]
> This pull request is not mergeable via GitHub because a downstack PR is
> open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/141944?utm_source=stack-comment-downstack-mergeability-warning";
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/141944
The real implementation is 1 real instruction plus a constant
materialize. Call that a 1, it's not a real f64 operation.
>From 19ab42a4fdba866aa40da8e2cc24967a72f6f482 Mon Sep 17 00:00:00 2001
From: Matt Arsenaul
10 matches
Mail list logo