https://github.com/RKSimon approved this pull request.
https://github.com/llvm/llvm-project/pull/147651
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
llvmbot wrote:
@llvm/pr-subscribers-llvm-ir
Author: Matt Arsenault (arsenm)
Changes
This doesn't yet attempt to move the OS dependent configuration
shared with other targets. Removes __riscv_flush_icache from the
default set so it's no longer falsely reported as available for
other targets
llvmbot wrote:
@llvm/pr-subscribers-llvm-selectiondag
@llvm/pr-subscribers-backend-hexagon
Author: Matt Arsenault (arsenm)
Changes
Starts adding a stub X86 configuration which doesn't attempt
the system specific pieces yet. This is mostly to have a point
to add back in the f80 calls so the
https://github.com/arsenm ready_for_review
https://github.com/llvm/llvm-project/pull/147658
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
arsenm wrote:
> [!WARNING]
> This pull request is not mergeable via GitHub because a downstack PR is
> open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/147658?utm_source=stack-comment-downstack-mergeability-warning";
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/147658
Starts adding a stub X86 configuration which doesn't attempt
the system specific pieces yet. This is mostly to have a point
to add back in the f80 calls so they can be removed from every
other target.
>From 1391d
arsenm wrote:
> [!WARNING]
> This pull request is not mergeable via GitHub because a downstack PR is
> open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/147656?utm_source=stack-comment-downstack-mergeability-warning";
llvmbot wrote:
@llvm/pr-subscribers-backend-hexagon
@llvm/pr-subscribers-llvm-selectiondag
Author: Matt Arsenault (arsenm)
Changes
Filter out PPCF128 calls from the default set, and only add them
back to PPC.
---
Full diff: https://github.com/llvm/llvm-project/pull/147656.diff
1 Files A
https://github.com/arsenm ready_for_review
https://github.com/llvm/llvm-project/pull/147656
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/147656
Filter out PPCF128 calls from the default set, and only add them
back to PPC.
>From 5b51c683685361162172f98fbe0dda31f7e067ad Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Wed, 9 Jul 2025 14:40:34 +0900
Sub
https://github.com/arsenm ready_for_review
https://github.com/llvm/llvm-project/pull/147652
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/arsenm ready_for_review
https://github.com/llvm/llvm-project/pull/147651
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
llvmbot wrote:
@llvm/pr-subscribers-backend-hexagon
Author: Matt Arsenault (arsenm)
Changes
This is redundant with the IsDefault field, so avoid a really
long enclosing pair of braces. This will make it easier to gradually
remove calls from the default set.
---
Full diff: https://github.c
arsenm wrote:
> [!WARNING]
> This pull request is not mergeable via GitHub because a downstack PR is
> open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/147651?utm_source=stack-comment-downstack-mergeability-warning";
arsenm wrote:
> [!WARNING]
> This pull request is not mergeable via GitHub because a downstack PR is
> open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/147652?utm_source=stack-comment-downstack-mergeability-warning";
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/147652
This doesn't yet attempt to move the OS dependent configuration
shared with other targets. Removes __riscv_flush_icache from the
default set so it's no longer falsely reported as available for
other targets.
>Fro
https://github.com/arsenm created
https://github.com/llvm/llvm-project/pull/147651
This is redundant with the IsDefault field, so avoid a really
long enclosing pair of braces. This will make it easier to gradually
remove calls from the default set.
>From cab40d42c0720b6ad474b9919e6295578a4cbc00
https://github.com/pcc updated https://github.com/llvm/llvm-project/pull/133530
>From b37a44fff650b06eda249060277d0c007226cad2 Mon Sep 17 00:00:00 2001
From: Peter Collingbourne
Date: Thu, 3 Apr 2025 21:51:44 -0700
Subject: [PATCH] Fix CMake build
Created using spr 1.3.6-beta.1
---
compiler-rt
https://github.com/pcc updated https://github.com/llvm/llvm-project/pull/134197
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
@@ -1951,9 +1952,23 @@ let Predicates = [HasPAuth] in {
let Uses = [X16];
}
+ def AUTxMxN : Pseudo<(outs GPR64:$AuthVal, GPR64common:$Scratch),
+ (ins GPR64:$Val, i32imm:$Key,
+i64imm:$Disc, GPR64:$AddrDisc),
+
@@ -2104,23 +2115,19 @@ void AArch64AsmPrinter::emitPtrauthAuthResign(const
MachineInstr *MI) {
break;
}
- auto AUTKey = (AArch64PACKey::ID)MI->getOperand(0).getImm();
- uint64_t AUTDisc = MI->getOperand(1).getImm();
- unsigned AUTAddrDisc = MI->getOperand(2).getReg(
@@ -1,279 +1,327 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple arm64e-apple-darwin -global-isel=0
-verify-machineinstrs \
-; RUN: -aarch64-ptrauth-auth-checks=none | FileCheck %s -DL="L"
--check-p
@@ -33,36 +33,45 @@ target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
define i64 @test_auth_blend(i64 %arg, i64 %arg1) {
; UNCHECKED-LABEL: test_auth_blend:
-; UNCHECKED: %bb.0:
-; UNCHECKED-NEXT:mov x16, x0
-; UNCHECKED-NEXT:mov x17, x1
-; UNCHECKED-NEXT:
@@ -2146,23 +2153,19 @@ void AArch64AsmPrinter::emitPtrauthAuthResign(const
MachineInstr *MI) {
if (!IsAUTPAC)
return;
- auto PACKey = (AArch64PACKey::ID)MI->getOperand(3).getImm();
- uint64_t PACDisc = MI->getOperand(4).getImm();
- unsigned PACAddrDisc = MI->getOper
https://github.com/pcc updated https://github.com/llvm/llvm-project/pull/132857
>From 4eac4350b8a540aba5c5ed658353b4f6abaf329b Mon Sep 17 00:00:00 2001
From: Peter Collingbourne
Date: Thu, 5 Jun 2025 22:15:52 -0700
Subject: [PATCH] Address comments
Created using spr 1.3.6-beta.1
---
llvm/lib/T
https://github.com/pcc updated https://github.com/llvm/llvm-project/pull/132857
>From 4eac4350b8a540aba5c5ed658353b4f6abaf329b Mon Sep 17 00:00:00 2001
From: Peter Collingbourne
Date: Thu, 5 Jun 2025 22:15:52 -0700
Subject: [PATCH] Address comments
Created using spr 1.3.6-beta.1
---
llvm/lib/T
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146083
>From 346448bb7de1a129cb86bed5d69df7f7972c7042 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 20:14:11 +0900
Subject: [PATCH 1/3] ARM: Unconditionally set eabi libcall calling convs in
Runt
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147481
>From 714bcdfcf945d664cc0936b02a78d1f64f2b1d61 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:04:45 +0900
Subject: [PATCH] DAG: Use fast variants of fast math libcalls
Hexagon currently
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147482
>From 8c552af63606c4b361063dbb53db0f8f95c9eb08 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:45:41 +0900
Subject: [PATCH] Hexagon: Move runtime libcall configuration to tablegen
---
ll
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146083
>From 346448bb7de1a129cb86bed5d69df7f7972c7042 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 20:14:11 +0900
Subject: [PATCH 1/3] ARM: Unconditionally set eabi libcall calling convs in
Runt
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147481
>From 714bcdfcf945d664cc0936b02a78d1f64f2b1d61 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:04:45 +0900
Subject: [PATCH] DAG: Use fast variants of fast math libcalls
Hexagon currently
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147482
>From 8c552af63606c4b361063dbb53db0f8f95c9eb08 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:45:41 +0900
Subject: [PATCH] Hexagon: Move runtime libcall configuration to tablegen
---
ll
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146084
>From 2a67f3fa4ecf89e933a39329eeb3ded9201c46a1 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 23:23:01 +0900
Subject: [PATCH] ARM: Start moving runtime libcalls into tablegen
We still need
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146084
>From 2a67f3fa4ecf89e933a39329eeb3ded9201c46a1 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 23:23:01 +0900
Subject: [PATCH] ARM: Start moving runtime libcalls into tablegen
We still need
https://github.com/boomanaiden154 approved this pull request.
LGTM barring removing the test trigger from `llvm/README.txt`. Given that we're
now planning on using this in the release branch too, do you want all changes
going into `premerge.yaml` to also be backported?
https://github.com/llvm/
https://github.com/boomanaiden154 updated
https://github.com/llvm/llvm-project/pull/147437
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/boomanaiden154 updated
https://github.com/llvm/llvm-project/pull/147437
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/mysterymath updated
https://github.com/llvm/llvm-project/pull/147431
>From 619dfb750f9d262328f630a4735c1fcd62056d48 Mon Sep 17 00:00:00 2001
From: Daniel Thornburgh
Date: Tue, 10 Jun 2025 14:06:53 -0700
Subject: [PATCH] [clang] "modular_format" attribute for functions using f
https://github.com/mysterymath updated
https://github.com/llvm/llvm-project/pull/147426
>From 028a89f8a92de3b7939d092332c975c4964e0e4b Mon Sep 17 00:00:00 2001
From: Daniel Thornburgh
Date: Thu, 19 Dec 2024 11:57:27 -0800
Subject: [PATCH] [libc] Modular printf option (float only)
This adds LIB
https://github.com/mysterymath updated
https://github.com/llvm/llvm-project/pull/147426
>From 028a89f8a92de3b7939d092332c975c4964e0e4b Mon Sep 17 00:00:00 2001
From: Daniel Thornburgh
Date: Thu, 19 Dec 2024 11:57:27 -0800
Subject: [PATCH] [libc] Modular printf option (float only)
This adds LIB
https://github.com/mysterymath updated
https://github.com/llvm/llvm-project/pull/147429
>From 813226efec4aac6b8db595a19b0ebb9f3aa67d1d Mon Sep 17 00:00:00 2001
From: Daniel Thornburgh
Date: Wed, 2 Apr 2025 16:24:57 -0700
Subject: [PATCH] [IR] "modular-format" attribute for functions using forma
https://github.com/mysterymath updated
https://github.com/llvm/llvm-project/pull/147429
>From 813226efec4aac6b8db595a19b0ebb9f3aa67d1d Mon Sep 17 00:00:00 2001
From: Daniel Thornburgh
Date: Wed, 2 Apr 2025 16:24:57 -0700
Subject: [PATCH] [IR] "modular-format" attribute for functions using forma
https://github.com/mysterymath updated
https://github.com/llvm/llvm-project/pull/147431
>From 619dfb750f9d262328f630a4735c1fcd62056d48 Mon Sep 17 00:00:00 2001
From: Daniel Thornburgh
Date: Tue, 10 Jun 2025 14:06:53 -0700
Subject: [PATCH] [clang] "modular_format" attribute for functions using f
@@ -130,12 +149,13 @@ class SemaHLSL : public SemaBase {
/// Creates the Root Signature decl of the parsed Root Signature elements
/// onto the AST and push it onto current Scope
- void ActOnFinishRootSignatureDecl(
- SourceLocation Loc, IdentifierInfo *DeclIdent,
-
https://github.com/joaosaffran updated
https://github.com/llvm/llvm-project/pull/147573
>From 01a558be2b36a6bb00e1027c4d042c7bacd4ed5a Mon Sep 17 00:00:00 2001
From: joaosaffran
Date: Mon, 7 Jul 2025 19:26:24 +
Subject: [PATCH 1/6] add validation
---
.../DXILPostOptimizationValidation.cpp
Author: enh-google
Date: 2025-07-08T15:04:06-04:00
New Revision: 423d4220dbc69236fc4c8a98ac75c7780eaece2c
URL:
https://github.com/llvm/llvm-project/commit/423d4220dbc69236fc4c8a98ac75c7780eaece2c
DIFF:
https://github.com/llvm/llvm-project/commit/423d4220dbc69236fc4c8a98ac75c7780eaece2c.diff
LO
https://github.com/inbelic updated
https://github.com/llvm/llvm-project/pull/147115
>From cb29c3acd72990b35e7be85d2f9796fb8098f3d2 Mon Sep 17 00:00:00 2001
From: Finn Plummer
Date: Fri, 27 Jun 2025 18:36:38 +
Subject: [PATCH 01/15] nfc: introduce wrapper `RootSignatureElement` around
`Root
https://github.com/inbelic edited
https://github.com/llvm/llvm-project/pull/147115
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/bogner commented:
Should we wait for https://github.com/llvm/llvm-project/pull/147117 so that we
can put this logic in RootSignatureValidations? We'll presumably need to move
this logic later otherwise.
https://github.com/llvm/llvm-project/pull/146785
___
bogner wrote:
This isn't the right place for these tests - we can't test backend behaviours
from clang tests. We need `.ll` tests in `llvm/test/CodeGen/DirectX` instead.
https://github.com/llvm/llvm-project/pull/146785
_
https://github.com/bogner edited
https://github.com/llvm/llvm-project/pull/146785
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
@@ -31,6 +31,7 @@
; CHECK-NEXT: DXIL Module Metadata analysis
; CHECK-NEXT: DXIL Shader Flag Analysis
; CHECK-NEXT: DXIL Translate Metadata
+; CHECK-NEXT: DXIL Root Signature Analysis
bogner wrote:
This shouldn't be running twice. As per
https://githu
https://github.com/arsenm approved this pull request.
https://github.com/llvm/llvm-project/pull/134033
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/llvmbot created
https://github.com/llvm/llvm-project/pull/147554
Backport fcc09b6f02676e2a0a2c75460ec0dacc89de7525
Requested by: @ldionne
>From 6bdca0d1e8f5cce13270f74b337b5b819cbdea51 Mon Sep 17 00:00:00 2001
From: itrofimow
Date: Tue, 8 Jul 2025 17:34:42 +0200
Subject: [P
@@ -2620,6 +2620,23 @@ For example:
This attribute indicates that outlining passes should not modify the
function.
+``"modular_format"=""``
statham-arm wrote:
Is this intended to be specific to _printf_ style format strings? Or will it
potentiall
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147473
>From 7f85a0918a1f8dd071cf04d317d87a148560cb5d Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 16:40:46 +0900
Subject: [PATCH] SystemZ: Add sincos intrinsic test
The ZOS run line is mostly br
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147468
>From 248eb92a9f623e45975f8e362fc02d8c32ed157d Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 15:35:25 +0900
Subject: [PATCH] DAG: Fall back to separate sin and cos when softening sincos
Fix
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147474
>From b154356e312b81fc4b208285c9721127afa51e87 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 16:55:31 +0900
Subject: [PATCH] Hexagon: Add sincos intrinsic test
---
llvm/test/CodeGen/Hexago
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147471
>From 8ee5b8596ea72dc96d1d52f8f8595dd196d0b76b Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 16:34:35 +0900
Subject: [PATCH] LoongArch: Add test for sincos intrinsic
---
llvm/test/CodeGen/
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147471
>From 8ee5b8596ea72dc96d1d52f8f8595dd196d0b76b Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 16:34:35 +0900
Subject: [PATCH] LoongArch: Add test for sincos intrinsic
---
llvm/test/CodeGen/
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147473
>From 7f85a0918a1f8dd071cf04d317d87a148560cb5d Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 16:40:46 +0900
Subject: [PATCH] SystemZ: Add sincos intrinsic test
The ZOS run line is mostly br
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147468
>From 248eb92a9f623e45975f8e362fc02d8c32ed157d Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 15:35:25 +0900
Subject: [PATCH] DAG: Fall back to separate sin and cos when softening sincos
Fix
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147474
>From b154356e312b81fc4b208285c9721127afa51e87 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 8 Jul 2025 16:55:31 +0900
Subject: [PATCH] Hexagon: Add sincos intrinsic test
---
llvm/test/CodeGen/Hexago
llvmbot wrote:
@llvm/pr-subscribers-clang-static-analyzer-1
Author: Utkarsh Saxena (usx95)
Changes
This patch introduces a new Python-based benchmarking tool for Clang's Lifetime
Safety analysis. This script automates the process of generating targeted C++
test cases, measuring the perfo
https://github.com/arsenm approved this pull request.
https://github.com/llvm/llvm-project/pull/138828
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 ready_for_review
https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 updated
https://github.com/llvm/llvm-project/pull/147315
>From e8687c3d58a9da0874814846a1dbbaf173cdbf34 Mon Sep 17 00:00:00 2001
From: Utkarsh Saxena
Date: Mon, 7 Jul 2025 15:13:00 +
Subject: [PATCH] [LifetimeSafety] Add script performance benchmarking
---
.../Ana
https://github.com/usx95 updated
https://github.com/llvm/llvm-project/pull/147295
>From 8cc690f5cae252e744dc7244dc701929a44a8799 Mon Sep 17 00:00:00 2001
From: Utkarsh Saxena
Date: Sun, 6 Jul 2025 19:12:55 +
Subject: [PATCH] [LifetimeSafety] Propagate loans using dataflow analysis
---
cla
@@ -1401,8 +1401,8 @@ static void analyzeCostOfVecReduction(const IntrinsicInst
&II,
TTI::CastContextHint::None, CostKind, RedOp);
CostBeforeReduction = ExtCost * 2 + MulCost + Ext2Cost;
-CostAfterReduction =
-TTI.getMulAccReductio
https://github.com/SamTebbs33 updated
https://github.com/llvm/llvm-project/pull/147255
>From 1a5f4e42e4f9d1eae0222302dcabdf08492f67c3 Mon Sep 17 00:00:00 2001
From: Samuel Tebbs
Date: Mon, 30 Jun 2025 14:29:54 +0100
Subject: [PATCH 1/2] [LV] Bundle sub reductions into VPExpressionRecipe
This P
@@ -2757,6 +2757,12 @@ class VPExpressionRecipe : public VPSingleDefRecipe {
/// vector operands, performing a reduction.add on the result, and adding
/// the scalar result to a chain.
MulAccReduction,
+/// Represent an inloop multiply-accumulate reduction, mult
@@ -3116,7 +3116,10 @@ class BasicTTIImplBase : public
TargetTransformInfoImplCRTPBase {
InstructionCost
getMulAccReductionCost(bool IsUnsigned, Type *ResTy, VectorType *Ty,
+ bool Negated,
TTI::TargetCostKind CostKind) co
@@ -5538,7 +5538,7 @@
LoopVectorizationCostModel::getReductionPatternCost(Instruction *I,
TTI::CastContextHint::None, CostKind, RedOp);
InstructionCost RedCost = TTI.getMulAccReductionCost(
-IsUnsigned, RdxDesc.getRecurrenceType(), Ext
@@ -1645,8 +1645,10 @@ class TargetTransformInfo {
/// extensions. This is the cost of as:
/// ResTy vecreduce.add(mul (A, B)).
/// ResTy vecreduce.add(mul(ext(Ty A), ext(Ty B)).
+ /// The multiply can optionally be negated, which signifies that it is a sub
+ /// reduct
@@ -2725,6 +2729,31 @@ void VPExpressionRecipe::print(raw_ostream &O, const
Twine &Indent,
O << ")";
break;
}
+ case ExpressionTypes::ExtNegatedMulAccReduction: {
SamTebbs33 wrote:
That was my initial approach but it required checking the number of
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 updated
https://github.com/llvm/llvm-project/pull/147315
>From 1ebcbdfa5dae7a9970634e8316f4b8e344312a0e Mon Sep 17 00:00:00 2001
From: Utkarsh Saxena
Date: Mon, 7 Jul 2025 15:13:00 +
Subject: [PATCH] [LifetimeSafety] Add script performance benchmarking
---
clang/l
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 edited https://github.com/llvm/llvm-project/pull/147315
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
https://github.com/usx95 updated
https://github.com/llvm/llvm-project/pull/147315
>From 014d81d9da31df3cf46bd8fc5f7cb470b3271b8e Mon Sep 17 00:00:00 2001
From: Utkarsh Saxena
Date: Mon, 7 Jul 2025 15:13:00 +
Subject: [PATCH] [LifetimeSafety] Add script performance benchmarking
---
clang/l
https://github.com/bjope edited https://github.com/llvm/llvm-project/pull/143105
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
@@ -953,8 +953,17 @@ class SelectionDAG {
}
/// Insert \p SubVec at the \p Idx element of \p Vec.
+ /// If \p SkipUndef is true and \p SubVec is UNDEF/POISON, then \p Vec is
+ /// returned.
bjope wrote:
I think having an explicit flag to say "I want an
uweigand wrote:
> The ZOS run line is mostly broken. update_test_checks seems to not work on it
> and I have no idea what I'm looking at here. It's not obvious to me what the
> calls are. I added some checks for the references to the libcalls printed at
> the end of the module, but didn't chec
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147482
>From ef8813a7879e2ef6f97694bad32ad336794d4a80 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:45:41 +0900
Subject: [PATCH] Hexagon: Move runtime libcall configuration to tablegen
---
ll
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146083
>From 8dd16f5944fa55e25a2d930d0d624e8c7b15011a Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 20:14:11 +0900
Subject: [PATCH 1/3] ARM: Unconditionally set eabi libcall calling convs in
Runt
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147482
>From ef8813a7879e2ef6f97694bad32ad336794d4a80 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:45:41 +0900
Subject: [PATCH] Hexagon: Move runtime libcall configuration to tablegen
---
ll
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146083
>From 8dd16f5944fa55e25a2d930d0d624e8c7b15011a Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 20:14:11 +0900
Subject: [PATCH 1/3] ARM: Unconditionally set eabi libcall calling convs in
Runt
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146084
>From 711189f1b40a8a99c57af2198c08d8bb9d9db108 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 23:23:01 +0900
Subject: [PATCH] ARM: Start moving runtime libcalls into tablegen
We still need
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147481
>From 24ff719fa5c5e2ddf96be5d16f8bb840dda40184 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:04:45 +0900
Subject: [PATCH] DAG: Use fast variants of fast math libcalls
Hexagon currently
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/146084
>From 711189f1b40a8a99c57af2198c08d8bb9d9db108 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Mon, 23 Jun 2025 23:23:01 +0900
Subject: [PATCH] ARM: Start moving runtime libcalls into tablegen
We still need
https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/147481
>From 24ff719fa5c5e2ddf96be5d16f8bb840dda40184 Mon Sep 17 00:00:00 2001
From: Matt Arsenault
Date: Tue, 24 Jun 2025 16:04:45 +0900
Subject: [PATCH] DAG: Use fast variants of fast math libcalls
Hexagon currently
llvmbot wrote:
@llvm/pr-subscribers-llvm-transforms
Author: Sam Tebbs (SamTebbs33)
Changes
Partial reductions can easily be represented by the VPReductionRecipe class by
setting their scale factor to something greater than 1. This PR merges the two
together and gives VPReductionRecipe a
llvmbot wrote:
@llvm/pr-subscribers-vectorizers
Author: Sam Tebbs (SamTebbs33)
Changes
Partial reductions can easily be represented by the VPReductionRecipe class by
setting their scale factor to something greater than 1. This PR merges the two
together and gives VPReductionRecipe a VFSc
https://github.com/SamTebbs33 closed
https://github.com/llvm/llvm-project/pull/146073
___
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
1 - 100 of 172 matches
Mail list logo
