[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

@@ -342,6 +342,10 @@ template class GenericUniformityAnalysisImpl { typename SyncDependenceAnalysisT::DivergenceDescriptor; using BlockLabelMapT = typename SyncDependenceAnalysisT::BlockLabelMap; + // Use outside cycle with divergent exit + using UOCWDE = -

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

@@ -1210,6 +1240,13 @@ void GenericUniformityAnalysisImpl::print(raw_ostream &OS) const { } } +template +iterator_range::UOCWDE *> ssahasra wrote: Just say ``auto`` as the return type here? Or if this needs to be exposed in an outer header file, then nam

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

@@ -40,6 +40,10 @@ template class GenericUniformityInfo { using CycleInfoT = GenericCycleInfo; using CycleT = typename CycleInfoT::CycleT; + // Use outside cycle with divergent exit + using UOCWDE = ssahasra wrote: This declaration got repeated. One of

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,159 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects ===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Apache-2

[llvm-branch-commits] [clang] ce5e19e - Revert "[ubsan] Connect -fsanitize-skip-hot-cutoff to LowerAllowCheckPass

Author: Thurston Dang Date: 2025-01-29T22:02:37-08:00 New Revision: ce5e19e3a1ac6ecbf39a702a4cb55d12ac1b0849 URL: https://github.com/llvm/llvm-project/commit/ce5e19e3a1ac6ecbf39a702a4cb55d12ac1b0849 DIFF: https://github.com/llvm/llvm-project/commit/ce5e19e3a1ac6ecbf39a702a4cb55d12ac1b0849.diff

[llvm-branch-commits] [llvm] PeepholeOpt: Remove check for reg_sequence def of subregister (PR #124512)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/124512 >From 8d6f4a951cb38399ca83a7e6d14fd7d10fb5da12 Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Mon, 27 Jan 2025 13:57:08 +0700 Subject: [PATCH] PeepholeOpt: Remove check for reg_sequence def of subregister T

[llvm-branch-commits] [llvm] PeepholeOpt: Avoid double map lookup (PR #124531)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/124531 >From 7a17a505d94807e641283f9fcf4c454f81ab6d6d Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Mon, 27 Jan 2025 18:18:39 +0700 Subject: [PATCH 1/3] PeepholeOpt: Avoid double map lookup --- llvm/lib/CodeGen/

[llvm-branch-commits] [llvm] PeepholeOpt: Avoid double map lookup (PR #124531)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/124531 >From 7a17a505d94807e641283f9fcf4c454f81ab6d6d Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Mon, 27 Jan 2025 18:18:39 +0700 Subject: [PATCH 1/3] PeepholeOpt: Avoid double map lookup --- llvm/lib/CodeGen/

[llvm-branch-commits] [llvm] PeepholeOpt: Simplify tracking of current op for copy and reg_sequence (PR #124224)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/124224 >From 3a855684924d3a0676deb3c1f9382400f600fa0d Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Thu, 23 Jan 2025 11:49:01 +0700 Subject: [PATCH] PeepholeOpt: Simplify tracking of current op for copy and reg_s

[llvm-branch-commits] [llvm] PeepholeOpt: Simplify tracking of current op for copy and reg_sequence (PR #124224)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/124224 >From 3a855684924d3a0676deb3c1f9382400f600fa0d Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Thu, 23 Jan 2025 11:49:01 +0700 Subject: [PATCH] PeepholeOpt: Simplify tracking of current op for copy and reg_s

[llvm-branch-commits] [llvm] PeepholeOpt: Remove check for reg_sequence def of subregister (PR #124512)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/124512 >From 8d6f4a951cb38399ca83a7e6d14fd7d10fb5da12 Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Mon, 27 Jan 2025 13:57:08 +0700 Subject: [PATCH] PeepholeOpt: Remove check for reg_sequence def of subregister T

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

@@ -188,6 +190,37 @@ void DivergenceLoweringHelper::constrainAsLaneMask(Incoming &In) { In.Reg = Copy.getReg(0); } +void replaceUsesOfRegInInstWith(Register Reg, MachineInstr *Inst, +Register NewReg) { + for (MachineOperand &Op : Inst->opera

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

@@ -342,6 +342,10 @@ template class GenericUniformityAnalysisImpl { typename SyncDependenceAnalysisT::DivergenceDescriptor; using BlockLabelMapT = typename SyncDependenceAnalysisT::BlockLabelMap; + // Use outside cycle with divergent exit + using UOCWDE = -

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

https://github.com/ssahasra edited https://github.com/llvm/llvm-project/pull/124298 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] AMDGPU/GlobalISel: Temporal divergence lowering (non i1) (PR #124298)

@@ -395,6 +399,14 @@ template class GenericUniformityAnalysisImpl { } void print(raw_ostream &out) const; + SmallVector UsesOutsideCycleWithDivergentExit; + void recordUseOutsideCycleWithDivergentExit(const InstructionT *, ssahasra wrote: You're right

[llvm-branch-commits] [llvm] TableGen: Add intrinsic property for norecurse (PR #125015)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/125015 >From 0f1101173b8f466ca9e92c3524a46a3b9d3ca494 Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Thu, 30 Jan 2025 09:22:32 +0700 Subject: [PATCH] TableGen: Add intrinsic property for norecurse --- llvm/includ

[llvm-branch-commits] [llvm] AMDGPU: Mark sendmsg intrinsics as norecurse (PR #125016)

https://github.com/arsenm updated https://github.com/llvm/llvm-project/pull/125016 >From 63cb322d5f05ba8bc29cabc841119204302c757f Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Thu, 30 Jan 2025 09:34:09 +0700 Subject: [PATCH] AMDGPU: Mark sendmsg intrinsics as norecurse We cannot mark the

[llvm-branch-commits] [llvm] TableGen: Add intrinsic property for norecurse (PR #125015)

github-actions[bot] wrote: :warning: C/C++ code formatter, clang-format found issues in your code. :warning: You can test this locally with the following command: ``bash git-clang-format --diff 804a16d9c8555f3926d75dbd09c4762c565fe56e 020be08e35a852c6d1d70cd8da295270f2ed758b --e

[llvm-branch-commits] [llvm] AMDGPU: Mark sendmsg intrinsics as norecurse (PR #125016)

llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: Matt Arsenault (arsenm) Changes We cannot mark these as nocallback or nosync. These send a message to a host thread which could trigger arbitrary code. However this signaled code can't directly cause this thread to start recursing.

[llvm-branch-commits] [llvm] AMDGPU: Mark sendmsg intrinsics as norecurse (PR #125016)

https://github.com/arsenm ready_for_review https://github.com/llvm/llvm-project/pull/125016 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] TableGen: Add intrinsic property for norecurse (PR #125015)

https://github.com/arsenm ready_for_review https://github.com/llvm/llvm-project/pull/125015 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] TableGen: Add intrinsic property for norecurse (PR #125015)

llvmbot wrote: @llvm/pr-subscribers-tablegen Author: Matt Arsenault (arsenm) Changes --- Full diff: https://github.com/llvm/llvm-project/pull/125015.diff 5 Files Affected: - (modified) llvm/include/llvm/IR/Intrinsics.td (+2) - (modified) llvm/test/TableGen/intrinsic-attrs.td (+9-1)

[llvm-branch-commits] [llvm] AMDGPU: Mark sendmsg intrinsics as norecurse (PR #125016)

arsenm wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/125016?utm_source=stack-comment-downstack-mergeability-warning";

[llvm-branch-commits] [llvm] TableGen: Add intrinsic property for norecurse (PR #125015)

arsenm wrote: > [!WARNING] > This pull request is not mergeable via GitHub because a downstack PR is > open. Once all requirements are satisfied, merge this PR as a stack href="https://app.graphite.dev/github/pr/llvm/llvm-project/125015?utm_source=stack-comment-downstack-mergeability-warning";

[llvm-branch-commits] [llvm] AMDGPU: Mark sendmsg intrinsics as norecurse (PR #125016)

https://github.com/arsenm created https://github.com/llvm/llvm-project/pull/125016 We cannot mark these as nocallback or nosync. These send a message to a host thread which could trigger arbitrary code. However this signaled code can't directly cause this thread to start recursing. FunctionAttr

[llvm-branch-commits] [llvm] TableGen: Add intrinsic property for norecurse (PR #125015)

https://github.com/arsenm created https://github.com/llvm/llvm-project/pull/125015 None >From 020be08e35a852c6d1d70cd8da295270f2ed758b Mon Sep 17 00:00:00 2001 From: Matt Arsenault Date: Thu, 30 Jan 2025 09:22:32 +0700 Subject: [PATCH] TableGen: Add intrinsic property for norecurse --- llvm/

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,159 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects ===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Apache-2

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,159 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects ===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Apache-2

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,159 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects ===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Apache-2

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/damyanp commented: I've not had time for a more complete review, but some more notes. https://github.com/llvm/llvm-project/pull/123147 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/damyanp edited https://github.com/llvm/llvm-project/pull/123147 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [compiler-rt] 12946af - Revert "[asan] Enable wait4 test on Android (#124879)"

Author: Brad Smith Date: 2025-01-29T20:34:02-05:00 New Revision: 12946afdb1699439c4cad546f727101d696963e3 URL: https://github.com/llvm/llvm-project/commit/12946afdb1699439c4cad546f727101d696963e3 DIFF: https://github.com/llvm/llvm-project/commit/12946afdb1699439c4cad546f727101d696963e3.diff LO

[llvm-branch-commits] [llvm] release/20.x: workflows/release-binaries: Stop using ccache (#124415) (PR #125009)

https://github.com/boomanaiden154 approved this pull request. https://github.com/llvm/llvm-project/pull/125009 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/20.x: workflows/release-binaries: Stop using ccache (#124415) (PR #125009)

llvmbot wrote: @llvm/pr-subscribers-github-workflow Author: None (llvmbot) Changes Backport b32e55df246e26f3ea8edc65e92e4c19d2658f0c Requested by: @tstellar --- Full diff: https://github.com/llvm/llvm-project/pull/125009.diff 1 Files Affected: - (modified) .github/workflows/release-bi

[llvm-branch-commits] [llvm] release/20.x: workflows/release-binaries: Stop using ccache (#124415) (PR #125009)

llvmbot wrote: @boomanaiden154 What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/125009 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailma

[llvm-branch-commits] [llvm] release/20.x: workflows/release-binaries: Stop using ccache (#124415) (PR #125009)

https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/125009 Backport b32e55df246e26f3ea8edc65e92e4c19d2658f0c Requested by: @tstellar >From 6e5ca597033d31c0661e41f7829a9918460bcf33 Mon Sep 17 00:00:00 2001 From: Tom Stellard Date: Wed, 29 Jan 2025 16:51:19 -0800 Subjec

[llvm-branch-commits] [llvm] release/20.x: workflows/release-binaries: Stop using ccache (#124415) (PR #125009)

https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/125009 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature Constants element Generation in DXContainer (PR #124967)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/124967 >From a7a819c8924e5c56d08ce7dc8ff621392024654d Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Thu, 30 Jan 2025 00:42:27 + Subject: [PATCH 1/3] formating --- llvm/include/llvm/BinaryFormat/DXContainer

[llvm-branch-commits] [llvm] [DXContainer] Obj2yaml support for root constants (PR #124813)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/124813 >From b1b967db8d3252894b72db1d6161c655898680bd Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Tue, 28 Jan 2025 17:46:23 + Subject: [PATCH 1/3] adding support for root constants in dxcontainer for ob2j

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/123147 >From 6043ffc97b263c6df78008bbe011a6ebe3dd1fd2 Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Wed, 15 Jan 2025 17:30:00 + Subject: [PATCH 01/11] adding metadata extraction --- .../llvm/Analysis/DXILM

[llvm-branch-commits] [clang] [llvm] [HLSL][RootSignature] Implement Parsing of Descriptor Tables (PR #122982)

@@ -169,5 +220,399 @@ bool RootSignatureLexer::LexToken(RootSignatureToken &Result) { return false; } +// Parser Definitions + +RootSignatureParser::RootSignatureParser( +SmallVector &Elements, +const SmallVector &Tokens, DiagnosticsEngine &Diags) +: Elements(El

[llvm-branch-commits] [clang] [llvm] [HLSL][RootSignature] Implement Parsing of Descriptor Tables (PR #122982)

@@ -169,5 +220,399 @@ bool RootSignatureLexer::LexToken(RootSignatureToken &Result) { return false; } +// Parser Definitions + +RootSignatureParser::RootSignatureParser( +SmallVector &Elements, +const SmallVector &Tokens, DiagnosticsEngine &Diags) +: Elements(El

[llvm-branch-commits] [clang] [llvm] [HLSL][RootSignature] Implement Parsing of Descriptor Tables (PR #122982)

https://github.com/joaosaffran commented: How are we planning to handle the parsing of different root signatures versions ? Not sure if I miss it https://github.com/llvm/llvm-project/pull/122982 ___ llvm-branch-commits mailing list llvm-branch-commits

[llvm-branch-commits] [clang] [llvm] [HLSL][RootSignature] Implement Parsing of Descriptor Tables (PR #122982)

https://github.com/joaosaffran edited https://github.com/llvm/llvm-project/pull/122982 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [clang] [llvm] [HLSL][RootSignature] Implement Parsing of Descriptor Tables (PR #122982)

https://github.com/inbelic edited https://github.com/llvm/llvm-project/pull/122982 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,73 @@ +//===- DXILRootSignature.h - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifie

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature Constants element Generation in DXContainer (PR #124967)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/124967 >From 3ca5cea06cb3ea4243d54fcfa7d49f32e823041b Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Wed, 29 Jan 2025 00:01:43 + Subject: [PATCH 1/3] adding root constants support to DXIL --- llvm/include/l

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/damyanp commented: See https://github.com/llvm/llvm-project/pull/122982#pullrequestreview-2567668635 for some notes on the reasons why it is preferable to include all the error handling in one PR rather than subsequent ones. https://github.com/llvm/llvm-project/pull/12314

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,73 @@ +//===- DXILRootSignature.h - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifie

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

@@ -0,0 +1,134 @@ +//===- DXILRootSignature.cpp - DXIL Root Signature helper objects +//---===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identi

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/damyanp edited https://github.com/llvm/llvm-project/pull/123147 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [DXContainer] Obj2yaml support for root constants (PR #124813)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/124813 >From ca58712058fe08ea3f1188b331f3874266d495e9 Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Tue, 28 Jan 2025 17:46:23 + Subject: [PATCH 1/2] adding support for root constants in dxcontainer for ob2j

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature flag element in DXContainer (PR #123147)

https://github.com/joaosaffran updated https://github.com/llvm/llvm-project/pull/123147 >From 6043ffc97b263c6df78008bbe011a6ebe3dd1fd2 Mon Sep 17 00:00:00 2001 From: joaosaffran Date: Wed, 15 Jan 2025 17:30:00 + Subject: [PATCH 01/10] adding metadata extraction --- .../llvm/Analysis/DXILM

[llvm-branch-commits] [llvm] [DXIL] Add support for root signature Constants element Generation in DXContainer (PR #124967)

https://github.com/joaosaffran created https://github.com/llvm/llvm-project/pull/124967 Adding support for Root Signature Constant Element extraction and writing to DXContainer. - Adding an analysis to deal with RootSignature metadata definition - Adding validation for Constants - This PR is

[llvm-branch-commits] [clang] [Driver] Change linker job in Baremetal toolchain object accomodate GCCInstallation.(2/3) (PR #121830)

quic-garvgupt wrote: Gentle Ping again! https://github.com/llvm/llvm-project/pull/121830 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] 31a2c9d - Revert "[SLP] getSpillCost - fully populate IntrinsicCostAttributes to improv…"

Author: Simon Pilgrim Date: 2025-01-29T17:58:35Z New Revision: 31a2c9de6aff2da02f4b0146c78cdfc00f0a4d5b URL: https://github.com/llvm/llvm-project/commit/31a2c9de6aff2da02f4b0146c78cdfc00f0a4d5b DIFF: https://github.com/llvm/llvm-project/commit/31a2c9de6aff2da02f4b0146c78cdfc00f0a4d5b.diff LOG:

[llvm-branch-commits] [SPARC][IAS] Add IAS flag handling for ISA levels (PR #124953)

@@ -2738,6 +2739,31 @@ static void CollectArgsForIntegratedAssembler(Compilation &C, if (MipsTargetFeature) continue; break; + + case llvm::Triple::sparc: + case llvm::Triple::sparcel: + case llvm::Triple::sparcv9: +if (Value ==

[llvm-branch-commits] [SPARC] Add IAS flag handling for ISA levels (PR #124953)

llvmbot wrote: @llvm/pr-subscribers-clang Author: Koakuma (koachan) Changes Add IAS flag handling for ISA levels we support in LLVM. --- Full diff: https://github.com/llvm/llvm-project/pull/124953.diff 2 Files Affected: - (modified) clang/lib/Driver/ToolChains/Clang.cpp (+32) - (adde

[llvm-branch-commits] [SPARC][IAS] Add IAS flag handling for ISA levels (PR #124953)

https://github.com/koachan edited https://github.com/llvm/llvm-project/pull/124953 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [SPARC] Add support for `setsw` pseudoinstruction (PR #124952)

llvmbot wrote: @llvm/pr-subscribers-backend-sparc Author: Koakuma (koachan) Changes Implement `setsw` pseudoinstruction for setting a 32-bit signed imm. --- Full diff: https://github.com/llvm/llvm-project/pull/124952.diff 3 Files Affected: - (modified) llvm/lib/Target/Sparc/AsmParser/

[llvm-branch-commits] [SPARC][IAS] Add support for `setsw` pseudoinstruction (PR #124952)

https://github.com/koachan edited https://github.com/llvm/llvm-project/pull/124952 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [SPARC] Add IAS flag handling for ISA levels (PR #124953)

https://github.com/koachan created https://github.com/llvm/llvm-project/pull/124953 Add IAS flag handling for ISA levels we support in LLVM. ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailm

[llvm-branch-commits] [SPARC] Add support for `setsw` pseudoinstruction (PR #124952)

https://github.com/koachan created https://github.com/llvm/llvm-project/pull/124952 Implement `setsw` pseudoinstruction for setting a 32-bit signed imm. ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/c

[llvm-branch-commits] [clang] [flang] [llvm] [Flang] LLVM_ENABLE_RUNTIMES=flang-rt (PR #110217)

vdonaldson wrote: > I built this again, compilation of `flang-rt` on windows fails with: > > ``` > C:\bld\flang-split_1738115904732\work\flang-rt\lib\flang_rt\exceptions.cpp(46,31): > error: use of undeclared identifier '__FE_DENORM' >46 | static constexpr uint32_t s{__FE_DENORM}; // nons

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [flang] [mlir] [MLIR][OpenMP] Add conversion support from FIR to LLVM Dialect for OMP DeclareMapper (PR #121005)

@@ -186,6 +186,32 @@ struct MapInfoOpConversion : public ConvertOpToLLVMPattern { } }; +struct DeclMapperOpConversion TIFitis wrote: I tried to use the `MultiRegionOpConversion` but it doesn't support Ops with a single region, and `RegionOpConversion` doe

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

https://github.com/jofrn edited https://github.com/llvm/llvm-project/pull/120640 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

@@ -7071,14 +7071,23 @@ static SDValue LowerAsSplatVectorLoad(SDValue SrcOp, MVT VT, const SDLoc &dl, } // Recurse to find a LoadSDNode source and the accumulated ByteOffest. -static bool findEltLoadSrc(SDValue Elt, LoadSDNode *&Ld, int64_t &ByteOffset) { - if (ISD::isNON_EX

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

@@ -1395,6 +1398,34 @@ void DAGTypeLegalizer::SplitVectorResult(SDNode *N, unsigned ResNo) { SetSplitVector(SDValue(N, ResNo), Lo, Hi); } +void DAGTypeLegalizer::SplitVecRes_ATOMIC_LOAD(AtomicSDNode *LD) { + SDLoc dl(LD); + + EVT MemoryVT = LD->getMemoryVT(); + unsigne

[llvm-branch-commits] [llvm] [SelectionDAG][X86] Split via Concat vector types for atomic load (PR #120640)

@@ -12879,13 +12879,33 @@ std::pair SelectionDAG::UnrollVectorOverflowOp( getBuildVector(NewOvVT, dl, OvScalars)); } +bool SelectionDAG::areNonVolatileConsecutiveLoads(AtomicSDNode *LD, jofrn wrote: It is used within `EltsFromConsecut

[llvm-branch-commits] [libcxx] release/20.x: [libcxx] Use _ftelli64/_fseeki64 on Windows (#123128) (PR #124922)

https://github.com/philnik777 approved this pull request. https://github.com/llvm/llvm-project/pull/124922 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [flang] [flang][OpenMP] Semantic checks for context selectors (PR #123243)

kparzysz wrote: Ping... This is a part of METADIRECTIVE support. https://github.com/llvm/llvm-project/pull/123243 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commi

[llvm-branch-commits] [llvm] release/20.x: [GlobalISel] Do not run verifier after ResetMachineFunctionPass (#124799) (PR #124917)

https://github.com/arsenm approved this pull request. https://github.com/llvm/llvm-project/pull/124917 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/20.x: [GlobalISel] Do not run verifier after ResetMachineFunctionPass (#124799) (PR #124917)

llvmbot wrote: @llvm/pr-subscribers-backend-amdgpu Author: None (llvmbot) Changes Backport 66e0498dafbfa7f8fd7deaa88ae62bdf38a12113 Requested by: @davemgreen --- Full diff: https://github.com/llvm/llvm-project/pull/124917.diff 2 Files Affected: - (modified) llvm/lib/CodeGen/TargetPass

[llvm-branch-commits] [llvm] release/20.x: [GlobalISel] Do not run verifier after ResetMachineFunctionPass (#124799) (PR #124917)

llvmbot wrote: @arsenm What do you think about merging this PR to the release branch? https://github.com/llvm/llvm-project/pull/124917 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listin

[llvm-branch-commits] [llvm] release/20.x: [GlobalISel] Do not run verifier after ResetMachineFunctionPass (#124799) (PR #124917)

https://github.com/llvmbot milestoned https://github.com/llvm/llvm-project/pull/124917 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits

[llvm-branch-commits] [llvm] release/20.x: [GlobalISel] Do not run verifier after ResetMachineFunctionPass (#124799) (PR #124917)

https://github.com/llvmbot created https://github.com/llvm/llvm-project/pull/124917 Backport 66e0498dafbfa7f8fd7deaa88ae62bdf38a12113 Requested by: @davemgreen >From 206bbb23e9386cca74ec5d1cd6d38e56249f1331 Mon Sep 17 00:00:00 2001 From: David Green Date: Wed, 29 Jan 2025 12:48:11 + Subje

[llvm-branch-commits] [flang] [Flang] Remove FLANG_INCLUDE_RUNTIME (PR #124126)

https://github.com/Meinersbur updated https://github.com/llvm/llvm-project/pull/124126 >From c515d13f0ad684763e6d76a87a610801482c15f4 Mon Sep 17 00:00:00 2001 From: Michael Kruse Date: Fri, 24 Jan 2025 16:52:46 +0100 Subject: [PATCH] [Flang] Remove FLANG_INCLUDE_RUNTIME --- flang/CMakeLists.t

[llvm-branch-commits] [llvm] [Flang-RT] Build libflang_rt.so (PR #121782)

https://github.com/Meinersbur updated https://github.com/llvm/llvm-project/pull/121782 >From b05c9a033158aea459d51ff34b8ec47e72f85740 Mon Sep 17 00:00:00 2001 From: Michael Kruse Date: Fri, 24 Jan 2025 16:51:27 +0100 Subject: [PATCH] [Flang-RT] Build libflang_rt.so --- flang-rt/CMakeLists.txt

[llvm-branch-commits] [clang] [flang] [lld] [Flang] Rename libFortranRuntime.a to libflang_rt.a (PR #122341)

https://github.com/Meinersbur updated https://github.com/llvm/llvm-project/pull/122341 >From 875607fdecfada90a80ec732637ea9595fe72ba3 Mon Sep 17 00:00:00 2001 From: Michael Kruse Date: Fri, 24 Jan 2025 16:42:24 +0100 Subject: [PATCH] [Flang] Rename libFortranRuntime.a to libflang_rt.a --- cla

[llvm-branch-commits] [flang] [Flang] Optionally do not compile the runtime in-tree (PR #122336)

https://github.com/Meinersbur updated https://github.com/llvm/llvm-project/pull/122336 >From 4c676f468ba344ac0c388583a4ed28035d05ae89 Mon Sep 17 00:00:00 2001 From: Michael Kruse Date: Fri, 24 Jan 2025 15:00:16 +0100 Subject: [PATCH] users/meinersbur/flang_runtime_FLANG_INCLUDE_RUNTIME --- fl

[llvm-branch-commits] [clang] [flang] [lld] [Flang] Don't use FortranDecimal for runtime (PR #121997)

https://github.com/Meinersbur updated https://github.com/llvm/llvm-project/pull/121997 >From 2e50a1f563dcfec3dae1a5770ed4c90189cf7ba8 Mon Sep 17 00:00:00 2001 From: Michael Kruse Date: Fri, 24 Jan 2025 16:28:55 +0100 Subject: [PATCH] [Flang] Don't use FortranDecimal for runtime --- clang/lib/

[llvm-branch-commits] [flang] [Flang] Promote FortranEvaluateTesting library (PR #124417)

https://github.com/Meinersbur updated https://github.com/llvm/llvm-project/pull/124417 >From 71015c8f9ab17431d052472aec99dc67929a166e Mon Sep 17 00:00:00 2001 From: Michael Kruse Date: Fri, 24 Jan 2025 16:30:47 +0100 Subject: [PATCH] [Flang] Promote FortranEvaluateTesting library --- .../flan

[llvm-branch-commits] [clang] [analyzer][docs] CSA release notes for clang-20 (PR #124798)

https://github.com/steakhal updated https://github.com/llvm/llvm-project/pull/124798 >From 65f0bce634bce28430fa2c722ee0a396a8935bba Mon Sep 17 00:00:00 2001 From: Balazs Benics Date: Tue, 28 Jan 2025 18:26:37 +0100 Subject: [PATCH 1/2] [analyzer][docs] Release notes for clang-20 The commits we

[llvm-branch-commits] [clang] [analyzer][docs] CSA release notes for clang-20 (PR #124798)

@@ -1356,30 +1356,62 @@ Static Analyzer New features -- Now CSA models `__builtin_*_overflow` functions. (#GH102602) +- The ``__builtin_*_overflow`` functions are now properly modeled. (#GH102602) -- MallocChecker now checks for ``ownership_returns(class, idx)``

[llvm-branch-commits] [clang] [analyzer][docs] CSA release notes for clang-20 (PR #124798)

https://github.com/NagyDonat commented: LGTM with one inline suggestion. https://github.com/llvm/llvm-project/pull/124798 ___ llvm-branch-commits mailing list llvm-branch-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branc

  1   2   >