[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-27 Thread David Spickett via lldb-commits
DavidSpickett wrote: @asb might have a IRSC-V Linux system handy to generate a core file from. `lldb/test/API/functionalities/postmortem/elf-core/main_fpr.c` would cover GPR and FPR, I think that's all we need here. It can be added to `lldb/test/API/functionalities/postmortem/elf-core/TestLinu

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-27 Thread Jonas Devlieghere via lldb-commits
JDevlieghere wrote: > 1. This went in without tests, intentional? Intentional insofar that I cannot share the core files I tested this against, and that I don't know/have a way to generate one that I can check in. > 2. Seems like a release note worthy feature. I can add a release note 👍 htt

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-27 Thread via lldb-commits
@@ -0,0 +1,185 @@ +//===-- RegisterInfos_riscv32.h -*- C++ -*-===// +// +// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. +// See https://llvm.org/LICENSE.txt for license information. +// SPDX-License-Identifier: Ap

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-20 Thread David Spickett via lldb-commits
DavidSpickett wrote: 1. This went in without tests, intentional? 2. Seems like a release note worthy feature. https://github.com/llvm/llvm-project/pull/115408 ___ lldb-commits mailing list lldb-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mail

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-19 Thread Jonas Devlieghere via lldb-commits
https://github.com/JDevlieghere closed https://github.com/llvm/llvm-project/pull/115408 ___ lldb-commits mailing list lldb-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/lldb-commits

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-19 Thread Jonas Devlieghere via lldb-commits
JDevlieghere wrote: @jasonmolenda Yes, my understanding is that the GPRs are 33*8=264 bytes for riscv64 and 33*4=132 bytes for riscv32. The FPR start at offset 132. https://github.com/llvm/llvm-project/pull/115408 ___ lldb-commits mailing list lldb-c

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-19 Thread Jason Molenda via lldb-commits
jasonmolenda wrote: I see the latest update includes the necessary changes to ThreadElfCore, that looks good. I'm still curious what this code does when reading x0. The RegisterContext GPR struct defines 32 elements, pc + x1-x31, and the offset of x0 would be the 33rd element. But instead o

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-19 Thread Jonas Devlieghere via lldb-commits
https://github.com/JDevlieghere edited https://github.com/llvm/llvm-project/pull/115408 ___ lldb-commits mailing list lldb-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/lldb-commits

[Lldb-commits] [lldb] [lldb] Support riscv32 ELF corefiles (PR #115408)

2025-05-19 Thread Jonas Devlieghere via lldb-commits
https://github.com/JDevlieghere edited https://github.com/llvm/llvm-project/pull/115408 ___ lldb-commits mailing list lldb-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/lldb-commits