Re: [PATCH v7 1/6] cpufreq: powernv: Free 'chips' on module exit

2016-01-28 Thread Gautham R Shenoy
On Thu, Jan 28, 2016 at 12:55:36PM +0530, Shilpasri G Bhat wrote: > This will free the dynamically allocated memory of'chips' on > module exit. > > Signed-off-by: Shilpasri G Bhat Reviewed-by: Gautham R. Shenoy -- Thanks and Regards gautham. ___ Lin

Re: [PATCH v7 3/6] cpufreq: powernv: Remove cpu_to_chip_id() from hot-path

2016-01-28 Thread Gautham R Shenoy
On Thu, Jan 28, 2016 at 12:55:38PM +0530, Shilpasri G Bhat wrote: > cpu_to_chip_id() does a DT walk through to find out the chip id by > taking a contended device tree lock. This adds an unnecessary overhead > in a hot path. So instead of calling cpu_to_chip_id() everytime cache > the chip ids for

Re: [PATCH v7 5/6] cpufreq: powernv: Replace pr_info with trace print for throttle event

2016-01-28 Thread Gautham R Shenoy
On Thu, Jan 28, 2016 at 12:55:40PM +0530, Shilpasri G Bhat wrote: > Currently we use printk message to notify the throttle event. But this > can flood the console if the cpu is throttled frequently. So replace the > printk with the tracepoint to notify the throttle event. And also events > like thr

Re: [PATCH v7 0/6] cpufreq: powernv: Redesign the presentation of throttle notification and solve bug-fixes in the driver

2016-01-28 Thread Viresh Kumar
On 28-01-16, 12:55, Shilpasri G Bhat wrote: > In POWER8, OCC(On-Chip-Controller) can throttle the frequency of the > CPU when the chip crosses its thermal and power limits. Currently, > powernv-cpufreq driver detects and reports this event as a console > message. Some machines may not sustain the m

Re: [PATCH v7 1/6] cpufreq: powernv: Free 'chips' on module exit

2016-01-28 Thread Viresh Kumar
On 28-01-16, 12:55, Shilpasri G Bhat wrote: > This will free the dynamically allocated memory of'chips' on > module exit. Though it has a 'space' issues before 'chips', but I don't really care much about that and so you aren't required to resend, unless you have to send a v8 for something else. >

Re: [PATCH v7 3/6] cpufreq: powernv: Remove cpu_to_chip_id() from hot-path

2016-01-28 Thread Viresh Kumar
On 28-01-16, 12:55, Shilpasri G Bhat wrote: > cpu_to_chip_id() does a DT walk through to find out the chip id by > taking a contended device tree lock. This adds an unnecessary overhead > in a hot path. So instead of calling cpu_to_chip_id() everytime cache > the chip ids for all cores in the array

Re: [PATCH v7 5/6] cpufreq: powernv: Replace pr_info with trace print for throttle event

2016-01-28 Thread Viresh Kumar
On 28-01-16, 12:55, Shilpasri G Bhat wrote: > Currently we use printk message to notify the throttle event. But this > can flood the console if the cpu is throttled frequently. So replace the > printk with the tracepoint to notify the throttle event. And also events > like throttle below nominal fr

Re: [PATCH v7 6/6] cpufreq: powernv: Add sysfs attributes to show throttle stats

2016-01-28 Thread Gautham R Shenoy
Hi Shilpa, A minor nit. On Thu, Jan 28, 2016 at 12:55:41PM +0530, Shilpasri G Bhat wrote: [..snip..] > + > +What: > /sys/devices/system/cpu/cpufreq/chip*/throttle_reasons/ > +Date:Jan 2016 > +Contact: Linux kernel mailing list > + Linux for PowerPC

Re: [PATCH v7 6/6] cpufreq: powernv: Add sysfs attributes to show throttle stats

2016-01-28 Thread Viresh Kumar
On 28-01-16, 12:55, Shilpasri G Bhat wrote: > diff --git a/Documentation/ABI/testing/sysfs-devices-system-cpu > b/Documentation/ABI/testing/sysfs-devices-system-cpu > index b683e8e..dea4620 100644 > --- a/Documentation/ABI/testing/sysfs-devices-system-cpu > +++ b/Documentation/ABI/testing/sysfs-de

[PATCH 1/2] powerpc/mm: Enable HugeTLB page migration

2016-01-28 Thread Anshuman Khandual
This enables HugeTLB page migration for PPC64_BOOK3S systems which implement HugeTLB page at the PMD level. It enables the kernel configuration option CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION by default which turns on the function hugepage_migration_supported() during migration. After the recent chang

[PATCH 2/2] selfttest/powerpc: Add memory page migration tests

2016-01-28 Thread Anshuman Khandual
This adds two tests for memory page migration. One for normal page migration which works for both 4K or 64K base page size kernel and the other one is for 16MB huge page migration which will work both 4K or 64K base page sized 16MB huge pages as and when we support huge page migration. Signed-off-

Re: [PATCH v7 6/6] cpufreq: powernv: Add sysfs attributes to show throttle stats

2016-01-28 Thread Shilpasri G Bhat
Hi Viresh, On 01/28/2016 02:10 PM, Viresh Kumar wrote: > On 28-01-16, 12:55, Shilpasri G Bhat wrote: >> diff --git a/Documentation/ABI/testing/sysfs-devices-system-cpu >> b/Documentation/ABI/testing/sysfs-devices-system-cpu >> index b683e8e..dea4620 100644 >> --- a/Documentation/ABI/testing/sysfs

Re: [PATCH v7 6/6] cpufreq: powernv: Add sysfs attributes to show throttle stats

2016-01-28 Thread Viresh Kumar
On 28-01-16, 15:06, Shilpasri G Bhat wrote: > No these stats are not per-policy. They are per-chip. The throttle event is > common for all cores in the chip. How do you define a chip? And how is it different then the group of CPUs represented by the policy ? -- viresh ___

Re: [PATCH v3 2/3] x86: query dynamic DEBUG_PAGEALLOC setting

2016-01-28 Thread Christian Borntraeger
On 01/27/2016 11:17 PM, David Rientjes wrote: > On Wed, 27 Jan 2016, Christian Borntraeger wrote: > >> We can use debug_pagealloc_enabled() to check if we can map >> the identity mapping with 2MB pages. We can also add the state >> into the dump_stack output. >> >> The patch does not touch the cod

Re: [PATCH v7 6/6] cpufreq: powernv: Add sysfs attributes to show throttle stats

2016-01-28 Thread Shilpasri G Bhat
On 01/28/2016 03:11 PM, Viresh Kumar wrote: > On 28-01-16, 15:06, Shilpasri G Bhat wrote: >> No these stats are not per-policy. They are per-chip. The throttle event is >> common for all cores in the chip. > > How do you define a chip? And how is it different then the group of > CPUs represented

Re: [RFC PATCH v3 0/5] vfio-pci: Allow to mmap sub-page MMIO BARs and MSI-X table on PPC64 platform

2016-01-28 Thread Yongji Xie
Ping... Alex, any comment? Regards, Yongji Xie On 2016/1/15 15:06, Yongji Xie wrote: Current vfio-pci implementation disallows to mmap sub-page(size < PAGE_SIZE) MMIO BARs and MSI-X table. This is because sub-page BARs' mmio page may be shared with other BARs and MSI-X table should not be acce

[PATCH] B4860qds/B4420qds: Updates to device trees for B4860 for DSP clusters and their L2 caches

2016-01-28 Thread Ashish Kumar
B4860 has 1 PPC core cluster and 3 DSP core clusters. Similarly B4420 has 1 PPC core cluster and 1 DSP core cluster. Each DSP core cluster consists of 2 SC3900 cores and a shared L2 cache. 1. Add DSP clusters for B4420 2. Reorganized the L2 cache nodes such that they now appear in only the soc sp

RE: [PATCH] B4860qds/B4420qds: Updates to device trees for B4860 for DSP clusters and their L2 caches

2016-01-28 Thread Ashish Kumar
Please ignore this mail. Will send another revision. Regards Ashish -Original Message- From: Ashish Kumar [mailto:ashish.ku...@nxp.com] Sent: Thursday, January 28, 2016 1:23 PM To: Scott Wood ; linuxppc-dev@lists.ozlabs.org Cc: Ashish Kumar ; Shaveta Leekha Subject: [PATCH] B4860qds/B44

Re: [PATCH 1/2] powerpc/mm: Enable HugeTLB page migration

2016-01-28 Thread Anshuman Khandual
On 01/28/2016 02:41 PM, Anshuman Khandual wrote: > This enables HugeTLB page migration for PPC64_BOOK3S systems which implement > HugeTLB page at the PMD level. It enables the kernel configuration option As mentioned above, it works only for 16MB HugeTLB page migration on 64K base pages implemente

Re: [PATCH v7 0/6] cpufreq: powernv: Redesign the presentation of throttle notification and solve bug-fixes in the driver

2016-01-28 Thread Balbir Singh
On Thu, Jan 28, 2016 at 6:25 PM, Shilpasri G Bhat wrote: > In POWER8, OCC(On-Chip-Controller) can throttle the frequency of the > CPU when the chip crosses its thermal and power limits. Currently, > powernv-cpufreq driver detects and reports this event as a console > message. Some machines may not

Re: [PATCH v6 0/9] ftrace with regs + live patching for ppc64 LE (ABI v2)

2016-01-28 Thread Torsten Duwe
On Thu, Jan 28, 2016 at 02:31:58PM +1100, Michael Ellerman wrote: > > Looking at GCC history it looks like the fix is in 4.9.0 and anything later. Good. But 4.8.5 has a buggy -mprofile-kernel, and there will be no 4.8.6, Bad. > But a version check doesn't work with patched distro/vendor toolchai

Re: [PATCH v7 6/6] cpufreq: powernv: Add sysfs attributes to show throttle stats

2016-01-28 Thread Viresh Kumar
On 28-01-16, 12:55, Shilpasri G Bhat wrote: > Create sysfs attributes to export throttle information in > /sys/devices/system/cpu/cpufreq/chipN. The newly added sysfs files are as > follows: > > 1)/sys/devices/system/cpu/cpufreq/chip0/throttle_frequencies > This gives the throttle stats for each

Re: [PATCH v6 1/9] ppc64 (le): prepare for -mprofile-kernel

2016-01-28 Thread Torsten Duwe
On Thu, Jan 28, 2016 at 03:26:59PM +1100, Michael Ellerman wrote: > > That raises an interesting question, how does it work *without* > DYNAMIC_FTRACE? > > It looks like you haven't updated that version of _mcount at all? Or maybe I'm > missing an #ifdef somewhere? You didn't, I did. I haven't

[PATCH] arch/PPC:B4860qds/B4420qds: Updates to device trees for B4860 for DSP clusters and their L2 caches

2016-01-28 Thread Ashish Kumar
B4860 has 1 PPC core cluster and 3 DSP core clusters. Similarly B4420 has 1 PPC core cluster and 1 DSP core cluster. Each DSP core cluster consists of 2 SC3900 cores and a shared L2 cache. Add DSP clusters for B4420 The L2 cache nodes such that they now appear in only the soc specific dtsi files(

[PATCH 1/3] lib: fix callers of strtobool to use char array

2016-01-28 Thread Kees Cook
Some callers of strtobool were passing a pointer to unterminated strings. This fixes the issue and consolidates some logic in cifs. Signed-off-by: Kees Cook Cc: Amitkumar Karwar Cc: Nishant Sarmukadam Cc: Kalle Valo Cc: Steve French Cc: linux-c...@vger.kernel.org --- drivers/net/wireless/mar

[PATCH 0/3] lib: add "on" and "off" to strtobool

2016-01-28 Thread Kees Cook
This consolidates logic for handling "on"/"off" parsing for bools into the existing strtobool function. This requires making sure callers are passing NULL-terminated strings. -Kees ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://list

[PATCH 2/3] lib: add "on" and "off" to strtobool

2016-01-28 Thread Kees Cook
Several places in the kernel expect to use "on" and "off" for their boolean signifiers, so add them to strtobool. Signed-off-by: Kees Cook Cc: Rasmus Villemoes Cc: Daniel Borkmann --- lib/string.c | 24 +--- 1 file changed, 21 insertions(+), 3 deletions(-) diff --git a/lib

[PATCH 3/3] param: convert some "on"/"off" users to strtobool

2016-01-28 Thread Kees Cook
This changes several users of manual "on"/"off" parsing to use strtobool. Signed-off-by: Kees Cook Cc: x...@kernel.org Cc: linuxppc-dev@lists.ozlabs.org Cc: linux-s...@vger.kernel.org --- arch/powerpc/kernel/rtasd.c | 10 +++--- arch/powerpc/platforms/pseries/hotplug-cpu.c |

Re: [PATCH v9 3/6] arm64/arm, numa, dt: adding numa dt binding implementation for arm64 platforms.

2016-01-28 Thread Will Deacon
On Tue, Jan 26, 2016 at 02:36:04PM -0600, Bjorn Helgaas wrote: > Subject is "arm64/arm, numa, dt: adding ..." What is the significance > of the "arm" part? The other patches only mention "arm64". > > General comment: the code below has little, if anything, that is > actually arm64-specific. May

Re: [PATCH 1/2] powerpc/mm: Enable HugeTLB page migration

2016-01-28 Thread Aneesh Kumar K.V
Anshuman Khandual writes: > This enables HugeTLB page migration for PPC64_BOOK3S systems which implement > HugeTLB page at the PMD level. It enables the kernel configuration option > CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION by default which turns on the function > hugepage_migration_supported() duri

Re: [PATCH 3/3] param: convert some "on"/"off" users to strtobool

2016-01-28 Thread Heiko Carstens
On Thu, Jan 28, 2016 at 06:17:07AM -0800, Kees Cook wrote: > This changes several users of manual "on"/"off" parsing to use strtobool. > > Signed-off-by: Kees Cook > Cc: x...@kernel.org > Cc: linuxppc-dev@lists.ozlabs.org > Cc: linux-s...@vger.kernel.org > --- > arch/powerpc/kernel/rtasd.c

Re: [PATCH v9 3/6] arm64/arm, numa, dt: adding numa dt binding implementation for arm64 platforms.

2016-01-28 Thread Ganapatrao Kulkarni
Hi Will, On Thu, Jan 28, 2016 at 8:09 PM, Will Deacon wrote: > On Tue, Jan 26, 2016 at 02:36:04PM -0600, Bjorn Helgaas wrote: >> Subject is "arm64/arm, numa, dt: adding ..." What is the significance >> of the "arm" part? The other patches only mention "arm64". >> >> General comment: the code b

Re: [PATCH v11 1/4] perf,kvm/{x86,s390}: Remove dependency on uapi/kvm_perf.h

2016-01-28 Thread David Ahern
On 1/27/16 11:33 PM, Hemant Kumar wrote: Its better to remove the dependency on uapi/kvm_perf.h to allow dynamic discovery of kvm events (if its needed). To do this, some extern variables have been introduced with which we can keep the generic functions generic. Signed-off-by: Hemant Kumar Acked

Re: [PATCH v11 2/4] perf,kvm/{x86,s390}: Remove const from kvm_events_tp

2016-01-28 Thread David Ahern
On 1/27/16 11:33 PM, Hemant Kumar wrote: This patch removes the "const" qualifier from kvm_events_tp declaration to account for the fact that some architectures may need to update this variable dynamically. For instance, powerpc will need to update this variable dynamically depending on the machi

Re: [PATCH v9 3/6] arm64/arm, numa, dt: adding numa dt binding implementation for arm64 platforms.

2016-01-28 Thread Will Deacon
On Thu, Jan 28, 2016 at 10:42:17PM +0530, Ganapatrao Kulkarni wrote: > On Thu, Jan 28, 2016 at 8:09 PM, Will Deacon wrote: > > On Tue, Jan 26, 2016 at 02:36:04PM -0600, Bjorn Helgaas wrote: > >> Subject is "arm64/arm, numa, dt: adding ..." What is the significance > >> of the "arm" part? The oth

Re: [PATCH v9 3/6] arm64/arm, numa, dt: adding numa dt binding implementation for arm64 platforms.

2016-01-28 Thread Ganapatrao Kulkarni
On Thu, Jan 28, 2016 at 11:38 PM, Will Deacon wrote: > On Thu, Jan 28, 2016 at 10:42:17PM +0530, Ganapatrao Kulkarni wrote: >> On Thu, Jan 28, 2016 at 8:09 PM, Will Deacon wrote: >> > On Tue, Jan 26, 2016 at 02:36:04PM -0600, Bjorn Helgaas wrote: >> >> Subject is "arm64/arm, numa, dt: adding ..."

Re: [PATCH] documentation: Add disclaimer

2016-01-28 Thread David Howells
Paul E. McKenney wrote: > Good point! Would you be willing to add a Signed-off-by so I > can take the combined change, assuming Peter and Will are good > with it? Sure! David ___ Linuxppc-dev mailing list Linuxppc-dev@lists.ozlabs.org https://lists.o

[PATCH 29/31] Add debugger entry points for POWERPC

2016-01-28 Thread Jeffrey Merkey
This patch series adds an export which can be set by system debuggers to direct the hard lockup and soft lockup detector to trigger a breakpoint exception and enter a debugger if one is active. It is assumed that if someone sets this variable, then an breakpoint handler of some sort will be active

Re: [RFC PATCH v3 1/5] PCI: Add support for enforcing all MMIO BARs to be page aligned

2016-01-28 Thread Alex Williamson
On Fri, 2016-01-15 at 15:06 +0800, Yongji Xie wrote: > When vfio passthrough a PCI device of which MMIO BARs > are smaller than PAGE_SIZE, guest will not handle the > mmio accesses to the BARs which leads to mmio emulations > in host. >  > This is because vfio will not allow to passthrough one > BA

Re: [RFC PATCH v3 3/5] PCI: Add host bridge attribute to indicate filtering of MSIs is supported

2016-01-28 Thread Alex Williamson
On Fri, 2016-01-15 at 15:06 +0800, Yongji Xie wrote: > MSI-X tables are not allowed to be mmapped in vfio-pci > driver in case that user get to touch this directly. > This will cause some performance issues when when PCI > adapters have critical registers in the same page as > the MSI-X table. >  >

Re: [RFC PATCH v3 5/5] vfio-pci: Allow to mmap MSI-X table if host bridge supports filtering of MSIs

2016-01-28 Thread Alex Williamson
On Fri, 2016-01-15 at 15:06 +0800, Yongji Xie wrote: > Current vfio-pci implementation disallows to mmap MSI-X > table in case that user get to touch this directly. >  > But we should allow to mmap these MSI-X tables if the PCI > host bridge supports filtering of MSIs. >  > Signed-off-by: Yongji Xi

[no subject]

2016-01-28 Thread David Rientjes via Linuxppc-dev
--- Begin Message --- On Thu, 28 Jan 2016, Christian Borntraeger wrote: > Indeed, I only touched the identity mapping and dump stack. > The question is do we really want to change free_init_pages as well? > The unmapping during runtime causes significant overhead, but the > unmapping after init im

Re: powerpc/mm: Allow user space to map rtas_rmo_buf

2016-01-28 Thread Michael Ellerman
On Thu, 2016-21-01 at 16:15:31 UTC, Vasant Hegde wrote: > With commit 90a545e9 (restrict /dev/mem to idle io memory ranges) mapping > rtas_rmo_buf from user space is failing. Hence we are not able to make > RTAS syscall. > > This patch calls page_is_rtas_user_buf before calling iomem_is_exclusive

Re: powerpc/eeh: Fix PE location code

2016-01-28 Thread Michael Ellerman
On Wed, 2015-02-12 at 05:25:32 UTC, Gavin Shan wrote: > In eeh_pe_loc_get(), the PE location code is retrieved from the > "ibm,loc-code" property of the device node for the bridge of the > PE's primary bus. It's not correct because the property indicates > the parent PE's location code. > > This r

Re: powerpc/mm: Fixup _HPAGE_CHG_MASK

2016-01-28 Thread Michael Ellerman
On Wed, 2016-27-01 at 06:34:20 UTC, "Aneesh Kumar K.V" wrote: > This got wrongly updated by 7aa9a23c69eae5bfba4f1f92c58d89edc334c8ae > ("powerpc, thp: remove infrastructure for handling splitting PMDs") > during the last merge. Fix this up > > Signed-off-by: Aneesh Kumar K.V Applied to powerpc f

Re: powerpc/perf: Remove PPMU_HAS_SSLOT flag for Power8

2016-01-28 Thread Michael Ellerman
On Mon, 2016-25-01 at 08:33:46 UTC, Madhavan Srinivasan wrote: > Commit: 7a7868326d77 introduced PPMU_HAS_SSLOT flag to > remove assumption of MMCRA[SLOT] with respect to > PPMU_ALT_SIPR flag. Commit 7a7868326d77's message also > specifies that Power8 does not support MMCRA[SLOT]. > But still P

Re: [PATCH 3/3] param: convert some "on"/"off" users to strtobool

2016-01-28 Thread Michael Ellerman
On Thu, 2016-01-28 at 06:17 -0800, Kees Cook wrote: > This changes several users of manual "on"/"off" parsing to use strtobool. You should probably point out that it's a slight behaviour change for some users. ie. parameters that previously *only* worked with "on"/"off", can now also take 0/1/y/n

[RFCv2 0/9] PAPR hash page table resizing (guest side)

2016-01-28 Thread David Gibson
Here's a second prototype of the guest side work for runtime resizing of the has page table in PAPR guests. This is now feature complete. It implements the resizing, advertises it with CAS, and will automatically invoke it to maintain a good HPT size when memory is hot-added or hot-removed. Patc

[RFCv2 1/9] memblock: Don't mark memblock_phys_mem_size() as __init

2016-01-28 Thread David Gibson
At the moment memblock_phys_mem_size() is marked as __init, and so is discarded after boot. This is different from most of the memblock functions which are marked __init_memblock, and are only discarded after boot if memory hotplug is not configured. To allow for upcoming code which will need mem

[RFCv2 2/9] arch/powerpc: Clean up error handling for htab_remove_mapping

2016-01-28 Thread David Gibson
Currently, the only error that htab_remove_mapping() can report is -EINVAL, if removal of bolted HPTEs isn't implemeted for this platform. We make a few clean ups to the handling of this: * EINVAL isn't really the right code - there's nothing wrong with the function's arguments - use ENODEV i

[RFCv2 3/9] arch/powerpc: Handle removing maybe-present bolted HPTEs

2016-01-28 Thread David Gibson
At the moment the hpte_removebolted callback in ppc_md returns void and will BUG_ON() if the hpte it's asked to remove doesn't exist in the first place. This is awkward for the case of cleaning up a mapping which was partially made before failing. So, we add a return value to hpte_removebolted, a

[RFCv2 4/9] arch/powerpc: Clean up memory hotplug failure paths

2016-01-28 Thread David Gibson
This makes a number of cleanups to handling of mapping failures during memory hotplug on Power: For errors creating the linear mapping for the hot-added region: * This is now reported with EFAULT which is more appropriate than the previous EINVAL (the failure is unlikely to be related to the

[RFCv2 5/9] arch/powerpc: Split hash page table sizing heuristic into a helper

2016-01-28 Thread David Gibson
htab_get_table_size() either retrieve the size of the hash page table (HPT) from the device tree - if the HPT size is determined by firmware - or uses a heuristic to determine a good size based on RAM size if the kernel is responsible for allocating the HPT. To support a PAPR extension allowing re

[RFCv2 6/9] pseries: Add hypercall wrappers for hash page table resizing

2016-01-28 Thread David Gibson
This adds the hypercall numbers and wrapper functions for the hash page table resizing hypercalls. These are experimental "platform specific" values for now, until we have a formal PAPR update. It also adds a new firmware feature flat to track the presence of the HPT resizing calls. Signed-off-b

[RFCv2 7/9] pseries: Add support for hash table resizing

2016-01-28 Thread David Gibson
This adds support for using experimental hypercalls to change the size of the main hash page table while running as a PAPR guest. For now these hypercalls are only in experimental qemu versions. The interface is two part: first H_RESIZE_HPT_PREPARE is used to allocate and prepare the new hash tab

[RFCv2 8/9] pseries: Advertise HPT resizing support via CAS

2016-01-28 Thread David Gibson
The hypervisor needs to know a guest is capable of using the HPT resizing PAPR extension in order to make full advantage of it for memory hotplug. If the hypervisor knows the guest is HPT resize aware, it can size the initial HPT based on the initial guest RAM size, relying on the guest to resize

[RFCv2 9/9] pseries: Automatically resize HPT for memory hot add/remove

2016-01-28 Thread David Gibson
We've now implemented code in the pseries platform to use the new PAPR interface to allow resizing the hash page table (HPT) at runtime. This patch uses that interface to automatically attempt to resize the HPT when memory is hot added or removed. This tries to always keep the HPT at a reasonable