Hi folks !
I've moved the powerpc git tree back to kernel.org. The URL should be
back to normal for users:
git://git.kernel.org/pub/scm/linux/kernel/git/benh/powerpc.git
I've only uploaded the next and merge branches for now (merge is stale
btw, it's just there to avoid breaking scripts).
Note:
Hi Linus !
Here's (finally) the powerpc stuff for this merge window. It's late, as
I warned you during KS, I was on vacation & travelling around and really
couldn't get to do it earlier than today. Everything in there has been
in linux-next for a while anyway, the only difference from what was in
The Processor Identification Register (PIR) on powerpc provides
information to decode the processor identification tag. Decoding
this information platform specfic.
Export PIR data via sysfs.
(Powerpc manuals state this register is 'optional'. I am not sure
though if there are any Linux supported
Some platforms need to perform resource allocation using a custom algorithm
due to HW constraints, or may want to tweak things globally below a host
bridge. For example OPAL support for IODA will need to perform a
resource allocation pass that applies IODA specific segmentation
constraints to MMIO
When PCI_REASSIGN_ALL_RSRC is set, we used to clear all bus resources
at the beginning of survey and re-allocate them later.
This changes it so instead, during early fixup, we mark all resources
as IORESOURCE_UNSET and move them down to be 0-based.
Later, if bus resources are still unset at the b
This is used for newer IO Hubs such as p7IOC.
Signed-off-by: Benjamin Herrenschmidt
---
arch/powerpc/include/asm/tce.h | 10 +++-
arch/powerpc/platforms/powernv/pci.c | 84 +-
2 files changed, 79 insertions(+), 15 deletions(-)
diff --git a/arch/powerpc/
This adds support for p7IOC (and possibly other IODA v1 IO Hubs)
using OPAL v2 interfaces.
We completely take over resource assignment and assign them using an
algorithm that hands out device BARs in a way that makes them fit in
individual segments of the M32 window of the bridge, which enables us
It advertises "host bridge" instead of "PCI to PCI bridge" which confuses
the Linux probe code.
Signed-off-by: Benjamin Herrenschmidt
---
arch/powerpc/platforms/powernv/pci.c |7 +++
1 files changed, 7 insertions(+), 0 deletions(-)
diff --git a/arch/powerpc/platforms/powernv/pci.c
b/ar
On Mon, 2011-11-07 at 15:55 +1100, Benjamin Herrenschmidt wrote:
> When PCI_REASSIGN_ALL_RSRC is set, we used to clear all bus resources
> at the beginning of survey and re-allocate them later.
>
> This changes it so instead, during early fixup, we mark all resources
> as IORESOURCE_UNSET and move
Fix building following build error:
drivers/tty/hvc/hvc_opal.c:244:12: error: 'THIS_MODULE' undeclared here (not in
a function)
Signed-off-by: Michael Neuling
diff --git a/drivers/tty/hvc/hvc_opal.c b/drivers/tty/hvc/hvc_opal.c
index 7b38512..cb3938f 100644
--- a/drivers/tty/hvc/hvc_opal.c
+++
Fix building following build error:
drivers/tty/hvc/hvc_opal.c:244:12: error: 'THIS_MODULE' undeclared here (not in
a function)
Signed-off-by: Michael Neuling
--
Actually, this is the right fix.
sfr says this was a merge conflict between the module.h split up and the
powerpc tree, which were bo
Hi Greg,
On Wed, 2 Nov 2011 18:30:12 -0700 Greg KH wrote:
>
> On Wed, Nov 02, 2011 at 12:13:09PM +1100, Stephen Rothwell wrote:
> >
> > On Thu, 27 Oct 2011 07:48:06 +0200 Greg KH wrote:
> > >
> > > On Thu, Oct 27, 2011 at 01:30:08AM -0400, Konrad Rzeszutek Wilk wrote:
> > > > Hey Miche.
> > > >
P1023 external IRQ[4:6, 11] do not pin out, but the interrupts are
shared with PCIe controller.
The silicon internally ties the interrupts to L, so change the
IRQ[4:6,11] to high level sensitive for PCIe.
Signed-off-by: Roy Zang
---
arch/powerpc/boot/dts/p1023rds.dts |8
1 files cha
13 matches
Mail list logo
