* Felipe Balbi [140729 09:42]:
> Hi,
>
> On Tue, Jul 29, 2014 at 02:38:24PM +0200, Laurent Pinchart wrote:
> > On Wednesday 23 July 2014 14:29:36 Kishon Vijay Abraham I wrote:
> > > On Monday 21 July 2014 08:45 PM, Felipe Balbi wrote:
> > > > On Mon, Jul 21, 2014 at 05:04:57PM +0200, Laurent Pinc
I don't get the call stack dump with this patch, but I'm still getting
a few odd errors ... both of these repeat pretty much constantly as
long as I have the tuner on the XHCI port. I'm going back to make
sure I didn't do anything wrong.
[ 4679.593698] xhci_hcd :00:10.0: ERROR Transfer event
This patch add compatible data for dwc2 controller found on
rk3066, rk3188 and rk3288 processors from rockchip.
Signed-off-by: Kever Yang
---
drivers/usb/dwc2/platform.c | 29 +
1 file changed, 29 insertions(+)
diff --git a/drivers/usb/dwc2/platform.c b/drivers/usb
Some devices with A female host port and without use of usb_id pin
will need this for the otg controller works as device role
during firmware period and works as host role in rich os.
Signed-off-by: Kever Yang
---
drivers/usb/dwc2/core.c | 13 +
drivers/usb/dwc2/core.h |
rk3288 has two kind of usb controller, this add the dwc2 controller
for otg and host1.
Controller can works with usb PHY default setting and Vbus on.
Signed-off-by: Kever Yang
---
arch/arm/boot/dts/rk3288.dtsi | 20
1 file changed, 20 insertions(+)
diff --git a/arch/arm/
This path is to add the support for dwc2 controller found ind
Rockchip processors rk3066, rk3188 and rk3288
This patch also add dr_mode for dwc2 driver.
Kever Yang (4):
Documentation: dt-bindings: add dt binding info for Rockchip dwc2
ARM: dts: add rk3288 dwc2 controller support
usb: dwc2:
This add necessary dwc2 binding documentation for Rockchip socs:
rk3066, rk3188 and rk3288
add dr_mode as optional properties.
Signed-off-by: Kever Yang
---
Documentation/devicetree/bindings/usb/dwc2.txt |5 +
1 file changed, 5 insertions(+)
diff --git a/Documentation/devicetree/bindin
I tested the patch with kernel 3.2.61 and Asmedia ASM1042A controller
(the problematic combination), and the patch fixes the regression.
On Tue, Jul 29, 2014 at 11:35 AM, Mathias Nyman
wrote:
> When we manually need to move the TR dequeue pointer we need to set the
> correct cycle bit as well. Pr
rk3288 has two kind of usb controller; this adds the ehci variant for
host0 and hsic.
At the moment we don't add any phys for these controllers, but the
default settings seem to work OK.
There is a hardware problem in ohci controller which make it
unavailable and host0 controller can only support
There is no phy driver that works on the Rockchip board for either USB
host port yet. For now just hardcode the vbus signal to be on all the
time which makes both the dwc2 host and the EHCI port work.
Signed-off-by: Doug Anderson
---
arch/arm/boot/dts/rk3288-evb.dtsi | 18 ++
1
This series enables the EHCI port on the rk3288-evb boards. A later
patch series (from Kever) will enable the dwc2 ports.
Doug Anderson (3):
ARM: dts: Turn on USB host vbus on rk3288-evb
ARM: dts: add rk3288 ehci usb devices
ARM: dts: Enable USB host0 (EHCI) on rk3288-evb
arch/arm/boot/d
This is the top USB port on the evb (the one closest to the Ethernet
connector).
Signed-off-by: Doug Anderson
Signed-off-by: Kever Yang
---
arch/arm/boot/dts/rk3288-evb.dtsi | 4
1 file changed, 4 insertions(+)
diff --git a/arch/arm/boot/dts/rk3288-evb.dtsi
b/arch/arm/boot/dts/rk3288-evb
On Tue, Jul 29, 2014 at 9:35 AM, Mathias Nyman
wrote:
> When we manually need to move the TR dequeue pointer we need to set the
> correct cycle bit as well. Previously we used the trb pointer from the
> last event received as a base, but this was changed in Commit 1f81b6d22
> to use the dequeue po
>
> A usbmon trace might be useful. See Documentation/usb/usbmon.txt in
> the kernel source for instructions.
>
> Alan Stern
>
Hello,
I ran some commands and recorded them:
-checking with cfdisk
-mounting the ntfs partition
-some reading on it
-unmounting
-and the unsuccessful ext4 filesystem cr
Hello,
>> I don't think it is a power issue.
>> I'm using on desktop PC on usb2 port with just a simple cable but the
>> disk (WD5000LPVX) only consumes 1.4 Watts (read/write) and it is
>> stable on Windows.
>
> http://www.wdc.com/wdproducts/library/SpecSheet/ENG/2879-771437.pdf
>
> Says it uses 1
On Wed, Jul 30, 2014 at 12:57:09AM +0800, Wang YanQing wrote:
> PL2303HX has two GPIOs, this patch add interface for it.
>
> Signed-off-by: Wang YanQing
> ---
> Changes v5-v6:
> 1: fix typo error in Kconfig reported by Andreas Mohr
> 2: add const qulification to gpio_dir_mask and gpio_value_ma
On Tue, 29 Jul 2014, Michael Welling wrote:
> Today I enabled debugging in the core hub driver and found that
> once the external HUB suspends, the root HUB suspends.
Naturally. You can prevent that by forcing the root hub to remain
active.
> Once the root HUB suspends, it seems there is no wa
On Tue, Jul 29, 2014 at 12:51:45AM -0700, Tony Lindgren wrote:
> * Felipe Balbi [140728 11:13]:
> > On Mon, Jul 28, 2014 at 12:57:39PM -0500, Michael Welling wrote:
> > > On Mon, Jul 28, 2014 at 10:57:18AM -0500, Felipe Balbi wrote:
> > > > > >
> > > > > > Basically it means what you said above:
xhci_suspend() will stop the primary HCD's root hub timer, but leaves
the shared HCD's timer running. This change adds stopping of the
shared HCD timer.
Signed-off-by: Al Cooper
---
drivers/usb/host/xhci.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/usb/host/xhci.c b/drivers/usb/
On Tue, Jul 29, 2014 at 09:54:08PM +0530, RAGHAVENDRA GANIGA wrote:
> On Tuesday 29 July 2014 08:32 PM, RAGHAVENDRA GANIGA wrote:
> > is there drivers in linux kernel
> > for the following usb host controller
> >
> > SAF1760BE
> > philips hi speed usb host controller
> >
> > Thanks and Regards
>
PL2303HX has two GPIOs, this patch add interface for it.
Signed-off-by: Wang YanQing
---
Changes v5-v6:
1: fix typo error in Kconfig reported by Andreas Mohr
2: add const qulification to gpio_dir_mask and gpio_value_mask suggested by
Andreas Mohr
Hi, Linus Walleij, I see you give your revie
On Fri, Jul 25, 2014 at 09:53:23PM +0200, Andreas Mohr wrote:
> Hi,
>
> On Sat, Jul 26, 2014 at 01:35:23AM +0800, Wang YanQing wrote:
>
> > + It support 2 GPIOs on PL2303HX currently,
> "supports"
>
Right!
> > +static u8 gpio_dir_mask[GPIO_NUM] = {0x10, 0x20};
> > +static u8 gpio_value
Hi,
On Tue, Jul 29, 2014 at 02:38:24PM +0200, Laurent Pinchart wrote:
> On Wednesday 23 July 2014 14:29:36 Kishon Vijay Abraham I wrote:
> > On Monday 21 July 2014 08:45 PM, Felipe Balbi wrote:
> > > On Mon, Jul 21, 2014 at 05:04:57PM +0200, Laurent Pinchart wrote:
> > >> Hi Felipe,
> > >>
> > >>
On Tuesday 29 July 2014 08:32 PM, RAGHAVENDRA GANIGA wrote:
> is there drivers in linux kernel
> for the following usb host controller
>
> SAF1760BE
> philips hi speed usb host controller
>
> Thanks and Regards
> Raghavendra C Ganiga
>
yes i have searched in the folder
drivers/usb/host Kcon
When we manually need to move the TR dequeue pointer we need to set the
correct cycle bit as well. Previously we used the trb pointer from the
last event received as a base, but this was changed in Commit 1f81b6d22
to use the dequeue pointer from the endpoint context instead.
It turns out some Asm
> From: linux-usb-ow...@vger.kernel.org
> [mailto:linux-usb-ow...@vger.kernel.org] On Behalf Of Dinh Nguyen
> Sent: Monday, July 28, 2014 5:53 AM
>
> On Mon, 2014-07-28 at 15:05 +0800, Roy wrote:
> > Hi Dinh:
> >
> > Do you think it might be a problem of a un-aligned DMA buffer
> > address? W
These patches fix typos in the name of a type referenced in a sizeof
command. These problems are not caught by the compiler, because they have
no impact on execution - the size of a pointer is independent of the size
of the pointed value.
The semantic patch that finds these problems is shown belo
From: Julia Lawall
Correct typo in the name of the type given to sizeof. Because it is the
size of a pointer that is wanted, the typo has no impact on compilation or
execution.
This problem was found using Coccinelle (http://coccinelle.lip6.fr/). The
semantic patch used can be found in message
On Tue, Jul 29, 2014 at 11:59:07AM +0300, Roger Quadros wrote:
> Hi Michael,
>
> On 07/28/2014 09:10 PM, Felipe Balbi wrote:
> > On Mon, Jul 28, 2014 at 12:57:39PM -0500, Michael Welling wrote:
> >> On Mon, Jul 28, 2014 at 10:57:18AM -0500, Felipe Balbi wrote:
> >>> Hi,
> >>>
> >>> On Mon, Jul 28,
On Tue, Jul 29, 2014 at 08:32:05PM +0530, RAGHAVENDRA GANIGA wrote:
> is there drivers in linux kernel
> for the following usb host controller
>
> SAF1760BE
> philips hi speed usb host controller
Have you looked?
--
To unsubscribe from this list: send the line "unsubscribe linux-usb" in
the body
On Tue, 29 Jul 2014, Greg KH wrote:
> On Tue, Jul 29, 2014 at 09:33:25AM +0100, Lee Jones wrote:
> > single-ulpi-bypass is a flag used for older OMAP3 silicon.
> >
> > The flag when set, can excite code that improperly uses the
> > OMAP_UHH_HOSTCONFIG_UPLI_BYPASS define to clear the corresponding
is there drivers in linux kernel
for the following usb host controller
SAF1760BE
philips hi speed usb host controller
Thanks and Regards
Raghavendra C Ganiga
--
To unsubscribe from this list: send the line "unsubscribe linux-usb" in
the body of a message to majord...@vger.kernel.org
More majordo
On Tue, Jul 29, 2014 at 09:33:25AM +0100, Lee Jones wrote:
> single-ulpi-bypass is a flag used for older OMAP3 silicon.
>
> The flag when set, can excite code that improperly uses the
> OMAP_UHH_HOSTCONFIG_UPLI_BYPASS define to clear the corresponding bit.
> Instead it clears all of the other bits
On 07/29/2014 02:44 AM, Evan Langlois wrote:
> On Mon, Jul 28, 2014 at 9:48 AM, Mathias Nyman <
> mathias.ny...@linux.intel.com> wrote:
>
>>> Jul 22 23:58:26 Taro kernel: [ 9257.987501] Call Trace:
>>> Jul 22 23:58:26 Taro kernel: [ 9257.987506]
>>> [] dump_stack+0x4e/0x71Thanks for reporting it
On 07/29/2014 03:38 AM, Julius Werner wrote:
> I don't think this works. As I understand it, ep_ring->cycle_state
> contains the current cycle state at the enqueue pointer, not the
> dequeue pointer (it gets updated in inc_enq() but not in inc_deq() for
> transfer rings). That's the only reason we
On Wed, Jul 23, 2014 at 10:05:23AM +1000, ress...@ausics.net wrote:
> Hi,
> I am not familiar with git or code writting, I have no idea where to
> start.
> I was reporting the issue so hopefully someone with a clue who had one
> of these dongles might look to see if they experience this and know
On Wednesday 23 July 2014 14:29:36 Kishon Vijay Abraham I wrote:
> On Monday 21 July 2014 08:45 PM, Felipe Balbi wrote:
> > On Mon, Jul 21, 2014 at 05:04:57PM +0200, Laurent Pinchart wrote:
> >> Hi Felipe,
> >>
> >> What happened to these two patches ?
> >
> > looks like I lost them.
> >
> >> On
On Mon, Jul 28, 2014 at 04:57:26PM +0200, Stefan Agner wrote:
> Stefan Agner (7):
> ARM: dts: vf610: Add USB PHY and controller
> ARM: imx: clk-vf610: Add USBPHY clocks
...
> ARM: dts: vf610: Add usbmisc for non-core registers
...
> ARM: dts: vf610-colibri: Add USB support
> ARM: dts: vf6
On Mon, 14 Jul 2014, micro...@fedoraproject.org wrote:
> I am using a USB keyborad that give me
> "usb_submit_urb(ctrl) failed: -1" error when I plugin it.
> and I need to wait for 10s for this device to be ready.
>
> by adding this quirks, the usb keyborad is usable right after plugin
>
> Signe
Hi Michael,
On 07/28/2014 09:10 PM, Felipe Balbi wrote:
> On Mon, Jul 28, 2014 at 12:57:39PM -0500, Michael Welling wrote:
>> On Mon, Jul 28, 2014 at 10:57:18AM -0500, Felipe Balbi wrote:
>>> Hi,
>>>
>>> On Mon, Jul 28, 2014 at 10:29:49AM -0500, Michael Welling wrote:
On Mon, Jul 28, 2014 at
single-ulpi-bypass is a flag used for older OMAP3 silicon.
The flag when set, can excite code that improperly uses the
OMAP_UHH_HOSTCONFIG_UPLI_BYPASS define to clear the corresponding bit.
Instead it clears all of the other bits disabling all of the ports in
the process.
Signed-off-by: Michael W
* Felipe Balbi [140728 11:13]:
> On Mon, Jul 28, 2014 at 12:57:39PM -0500, Michael Welling wrote:
> > On Mon, Jul 28, 2014 at 10:57:18AM -0500, Felipe Balbi wrote:
> > > > >
> > > > > Basically it means what you said above: the hub disconnected. I
> > > > > can't
> > > > > tell why. You'll ha
Hi Michael,
On 07/29/2014 02:01 AM, Michael Welling wrote:
> single-ulpi-bypass is a flag used for older OMAP3 silicon.
>
> The flag when set, can excite code that improperly uses the
> OMAP_UHH_HOSTCONFIG_UPLI_BYPASS define to clear the corresponding bit.
> Instead it clears all of the other bit
43 matches
Mail list logo
