Hi Ezequiel,
On Tue, Mar 5, 2019 at 4:26 AM Ezequiel Garcia wrote:
>
> In order to make the code more generic, introduce a pair of start/stop
> codec operations, and use them to allocate and release the JPEG bounce
> buffer.
>
> Signed-off-by: Ezequiel Garcia
> ---
> .../media/rockchip/vpu/rk32
This message is generated daily by a cron job that builds media_tree for
the kernels and architectures in the list below.
Results of the daily build of media_tree:
date: Thu Mar 28 05:00:11 CET 2019
media-tree git hash:149e31e90b505ae0cc909bd0d92b2ba4826574d6
media_build git
HI,
Are you still maintaining TW9910 Video decoder. We would like to use this
IC in our project.
Best Regards
T.Vinod Kumar
Senior Engineer
Bharat Electronics Limited
Ministry of Defence, Govt. of India
Machilipatnam
Andhra Pradesh- 521001
INDIA
Contact: 0866-2527363
कागज़ के 3000 पन्नों के लि
Le mercredi 27 mars 2019 à 14:04 +0100, Hans Verkuil a écrit :
> On 3/1/19 4:27 PM, Michael Tretter wrote:
> > This is v4 of the series to add support for the Allegro DVT H.264 encoder
> > found in the EV family of the Xilinx ZynqMP platform.
> >
> > The most prominent change is the added document
Hi Jacopo,
first thanks for your review and sorry for the delayed reply.
On 19-03-21 14:03, Jacopo Mondi wrote:
> On Tue, Jan 29, 2019 at 05:07:52PM +0100, Marco Felsch wrote:
> > This patch adds the of_graph support to describe the tvp connections.
> > Physical the TVP5150 has three ports: AIP1A
On Tue, Mar 26, 2019 at 12:07:04AM +0100, Benjamin Valentin wrote:
> Nice! With this applied the remote feels a lot more snugly.
>
> In the forum thread you talked about a toggle bit to distiguish new
> button presses from held down buttons.
> The packet send by the Xbox Remote includes how much t
On 3/1/19 4:27 PM, Michael Tretter wrote:
> The allegro hardware encoder does not write SPS/PPS nal units into the
> encoded video stream. Therefore, we need to write the units in software.
>
> The implementation follows Rec. ITU-T H.264 (04/2017) to allow to
> convert between a C struct and the R
On 3/1/19 4:27 PM, Michael Tretter wrote:
> Add a V4L2 mem-to-mem driver for Allegro DVT video IP cores as found in
> the EV family of the Xilinx ZynqMP SoC. The Zynq UltraScale+ Device
> Technical Reference Manual uses the term VCU (Video Codec Unit) for the
> encoder, decoder and system integrati
On 3/1/19 4:27 PM, Michael Tretter wrote:
> This is v4 of the series to add support for the Allegro DVT H.264 encoder
> found in the EV family of the Xilinx ZynqMP platform.
>
> The most prominent change is the added documentation in the nal_h264.h header.
> The structs for the SPS and PPS NAL uni
On 3/1/19 4:27 PM, Michael Tretter wrote:
> Add device-tree bindings for the Allegro DVT video IP core found on the
> Xilinx ZynqMP EV family.
>
> Signed-off-by: Michael Tretter
> Reviewed-by: Rob Herring
> ---
> v3 -> v4:
> none
>
> v2 -> v3:
> - rename node to video-codec
> - drop interrupt-n
10 matches
Mail list logo