nges in v8:
>> - Split out docs changes, rework in RST/Sphinx, and rebase against docs-next
>> - Update for changes to vb2_queue alloc_ctxs
>> - Rebase against git://linuxtv.org/media_tree.git and re-test
>>
>> Changes in v7:
>> - Tested by Andrew Duggan and Chris Hea
On Sun, May 28, 2017 at 9:50 AM, Chris Healy wrote:
>
>
>
>
> From: Jonathan Cameron
> Sent: Sunday, May 28, 2017 8:48 AM
> To: Nikita Yoush
> Cc: Hartmut Knaack; Lars-Peter Clausen; Peter Meerwald-Stadler; Sanchayan
> Maity; Gregor B
Fabio
> Changes in v3:
> - Update commit message to add source of 0x4 value, fixes tag and CC stable
> Changes in v2:
> - Use hex, only alter IRQ line config
Tested on an RDU1 with Synaptics touchscreen successfully. No
interrupt store any longer...
Tested-by: Chris Healy
Tested on a i.MX51 platform with rev 2.4 PMIC silicon. System reboots
without the patch. System works correctly with the patch in place and
reports a sane temperature.
Tested-by: Chris Healy
On Tue, Aug 28, 2018 at 1:02 PM Fabio Estevam wrote:
>
> From: Fabio Estevam
>
> When tr
arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
> index e331b2c16539..85797819fdd9 100644
> --- a/arch/arm/boot/dts/Makefile
> +++ b/arch/arm/boot/dts/Makefile
> @@ -569,6 +569,7 @@ dtb-$(CONFIG_SOC_VF610) += \
> vf610-cosmic.dtb \
> vf610m4-cosmic.dtb \
> vf610-twr.dtb \
> + vf610-zii-cfu1.dtb \
> vf610-zii-dev-rev-b.dtb \
Tested-by: Chris Healy
Tested-by: Chris Healy
watchdog driver loads and works now.
On Wed, Jul 11, 2018 at 7:33 PM, Andrey Smirnov
wrote:
> It looks like I made a nasty typo in the original patch which resulted
> in missing watchdog device. Fix it.
>
> Cc: Fabio Estevam
> Cc: Nikita Yushchenko
&g
Successfully tested on an SCU2 Mezz board.
Tested-by: Chris Healy
On Fri, Jul 6, 2018 at 7:49 PM, Andrey Smirnov wrote:
> Add support for the Zodiac Inflight Innovations SCU2 Mezz
> board (i.MX51-based).
>
> Cc: Fabio Estevam
> Cc: Nikita Yushchenko
> Cc: Lucas Stach
>
On Thu, May 17, 2018 at 12:19 PM, Nikita Yushchenko
wrote:
> This adds rave-sp powerbutton and backlight devices to RDU1 device tree.
>
> Signed-off-by: Nikita Yushchenko
> ---
Tested-by: Chris Healy
Tested on an 8.9" RDU1.
On Tue, Jul 17, 2018 at 7:46 AM, Andrew Lunn wrote:
> On Mon, Jul 16, 2018 at 09:06:51PM -0700, Andrey Smirnov wrote:
>> Add support for Zodiac Inflight Innovations SSMB SPU3
>> board (VF610-based).
>>
>> Cc: Shawn Guo
>> Cc: Fabio Estevam
>> Cc: cphe...@gmail.com
>> Cc: linux-arm-ker...@lists.i
570,8 @@ dtb-$(CONFIG_SOC_VF610) += \
> vf610m4-cosmic.dtb \
> vf610-twr.dtb \
> vf610-zii-dev-rev-b.dtb \
> - vf610-zii-dev-rev-c.dtb
> + vf610-zii-dev-rev-c.dtb \
> + vf610-zii-ssmb-spu3.dtb
Tested-by: Chris Healy
On Tue, Jul 17, 2018 at 8:20 AM, Andrew Lunn wrote:
>> >> +++ b/arch/arm/boot/dts/vf610-zii-ssmb-spu3.dts
>> >> @@ -0,0 +1,343 @@
>> >> +// SPDX-License-Identifier: (GPL-2.0 OR MIT)
>> >> +
>> >> +/*
>> >> + * Device tree file for ZII's SSMB SPU3 board
>> >> + *
>> >> + * SSMB - SPU3 Switch Manage
On Wed, Aug 19, 2020 at 3:08 PM Fabio Estevam wrote:
>
> Hi Chris,
>
> On Sun, Aug 16, 2020 at 11:28 PM Chris Healy wrote:
> >
> > From: Chris Healy
> >
> > Add syscon compatibility with Vybrid ocotp node. This is required to
> > access the UID.
>
From: Chris Healy
Add syscon compatibility with Vybrid ocotp node. This is required to
access the UID.
Fixes: fa8d20c8dbb77 ("ARM: dts: vfxxx: Add node corresponding to OCOTP")
Cc: sta...@vger.kernel.org
Signed-off-by: Chris Healy
---
Changes in v2:
- Add Fixes line to commit mess
This simplifies error path and deinit/removal functions.
Signed-off-by: Guenter Roeck
Tested-by: Chris Healy
---
drivers/net/phy/mdio-gpio.c | 19 +--
1 file changed, 5 insertions(+), 14 deletions(-)
diff --git a/drivers/net/phy/mdio-gpio.c b/drivers/net/phy/mdio-gpio.c
Some systems using mdio-gpio may use active-low gpio pins
(eg with inverters or FETs connected to all or some of the
gpio pins).
Signed-off-by: Guenter Roeck
Tested-by: Chris Healy
---
drivers/net/phy/mdio-gpio.c | 19 +--
include/linux/mdio-gpio.h |3 +++
2 files
This is for a system with fixed assignments of input and output pins
(various variants of Kontron COMe).
Signed-off-by: Guenter Roeck
Tested-by: Chris Healy
---
drivers/net/phy/mdio-gpio.c | 34 +++---
include/linux/mdio-gpio.h |2 ++
2 files changed, 33
OK, I just sent it. Hopefully, I didn't mess it up again!
Do I need to do the same for 2/3 and 3/3?
From: Chris Healy
Sent: Wednesday, April 16, 2014 11:48 AM
To: Guenter Roeck; Florian Fainelli
Cc: linux-kernel@vger.kernel.org; net...@vger.kerne
On Tue, Apr 15, 2014 at 07:16:40PM -0700, Guenter Roeck wrote:
> This simplifies error path and deinit/removal functions.
>
> Signed-off-by: Guenter Roeck
Tested-by: Chris Healy
This email and any files transmitted with it are confidential & p
;
linux-kernel@vger.kernel.org; Chris Healy
Subject: Re: [PATCH 10/14] net: dsa/mv88e6352: Implement EEPROM
accessfunctions
On Thu, Oct 23, 2014 at 03:54:12PM +0200, Andrew Lunn wrote:
> On Wed, Oct 22, 2014 at 09:03:18PM -0700, Guenter Roeck wrote:
> > MV88E6352 supports read and wri
> include/linux/eeprom_93xx46.h | 9 +
> 3 files changed, 210 insertions(+), 36 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/misc/eeprom-93xx46.txt
Entire series was...
Tested-by: Chris Healy
...on a Freescale i.MX51 platform with a Micro
Tested-by: Chris Healy
On Wed, Aug 14, 2019 at 12:35 PM Andrey Smirnov
wrote:
>
> Add I2C child node for switch watchdog present on CFU1.
>
> Signed-off-by: Andrey Smirnov
> Signed-off-by: Cory Tusar
> Cc: Shawn Guo
> Cc: Chris Healy
> Cc: Fabio Este
#gpio-cells = <2>;
> reg = <0x20>;
> gpio-controller;
> + interrupt-parent = <&gpio1>;
> + interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
> };
>
> lm75@4e {
> --
Tested-by: Chris Healy
>
> The iMX6 does not have MMUv2 hardware, it has MMUv1. With MMUv1
> hardware requires command buffers within the first 2GiB of physical
> RAM.
>
I thought that the i.MX6q has the MMUv1 and GC2000 GPU while the
i.MX6qp has the MMUv2 and GC3000? Meaning the i.MX6 has both MMUv1
and MMUv2 dependin
uot;ARM: dts: vf610: Add ZII SCU4 AIB board")
> Signed-off-by: Andrey Smirnov
> Cc: Shawn Guo
> Cc: Chris Healy
> Cc: Cory Tusar
> Cc: Jeff White
> Cc: Rick Ramstetter
> Cc: Lucas Stach
> Cc: Fabio Estevam
> Cc: linux-arm-ker...@lists.infradead.org
&g
On Mon, Aug 19, 2019 at 8:08 PM Andrey Smirnov wrote:
>
> Fiber-optic module attached to the bus is only rated to work at
> 100kHz, so drop the bus frequncy to accomodate that.
>
> Signed-off-by: Andrey Smirnov
> Cc: Shawn Guo
> Cc: Chris Healy
> Cc: Fabio Este
with full speed does mitigate the
problems experienced when attempting to run with high speed on the
target application installations.
Reviewed-by: Chris Healy
> RDU2 production units come with resistor connecting WP pin to
> correpsonding GPIO DNPed for both SD card slots. Drop any WP related
> configuration and mark both slots with "disable-wp".
>
> Reported-by: Chris Healy
> Signed-off-by: Andrey Smirnov
> Cc: Shawn
l != RMI_SCAN_CONTINUE)
> break;
> }
> --
> 2.7.4
>
Tested successfully on S7817 and S7300 Synaptics touch controllers.
The S7300 has no regressions and the S7817 now shows fn55 in the
sysfs. (It did not show fn55 before the patch.)
Tested-by: Chris Healy
On Mon, Jul 6, 2020 at 11:52 PM Andy Shevchenko
wrote:
>
>
>
> On Tuesday, July 7, 2020, Chris Healy wrote:
>>
>> From: Chris Healy
>>
>> Dynamically generate a unique GPIO interrupt name, based on the
>> device name and the GPIO name. For example
Add error checking with sfp_irq_name before use.
Signed-off-by: Chris Healy
---
drivers/net/phy/sfp.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/net/phy/sfp.c b/drivers/net/phy/sfp.c
index 7bdfcde98266..eef458ab0e5b 100644
--- a/drivers/net/phy/sfp.c
+++ b/drivers/net/phy
From: Andrey Smirnov
Add node for CAAM device in NXP Vybrid SoC.
Signed-off-by: Andrey Smirnov
Signed-off-by: Chris Healy
v2:
- fixup commit to show that this patch is from Andrey Smirnov.
---
arch/arm/boot/dts/vfxxx.dtsi | 22 ++
1 file changed, 22 insertions(+)
diff
On Tue, Jul 7, 2020 at 2:59 PM Florian Fainelli wrote:
>
> Hi Chris,
>
> On 7/4/2020 6:26 PM, Chris Healy wrote:
> > Update MDIO configuration with zii-ultra device to fully utilize
> > MDIO endpoint capabilities. Device supports 12.5MHz clock and
> >
t with the correct subject pattern.
>
> On Sat, Jul 4, 2020 at 10:26 PM Chris Healy wrote:
> >
> > Update MDIO configuration with zii-ultra device to fully utilize
> > MDIO endpoint capabilities. Device supports 12.5MHz clock and
> > doesn't require MDIO preambl
Update MDIO configuration with ZII devices to fully utilize
MDIO endpoint capabilities. All devices support 12.5MHz clock and
don't require MDIO preable.
Signed-off-by: Chris Healy
Reviewed-by: Fabio Estevam
---
v2:
- Fix subject line to reference ZII:
- Get rid of "=<1>
Update MDIO configuration with zii-ultra device to fully utilize
MDIO endpoint capabilities. Device supports 12.5MHz clock and
doesn't require MDIO preamble.
Signed-off-by: Chris Healy
---
v2:
- Fix subject line to reference zii-ultra:
- Get rid of "=<1>;" from suppress-
On Tue, Jul 7, 2020 at 5:41 PM Fabio Estevam wrote:
>
> Hi Chris,
>
> On Tue, Jul 7, 2020 at 9:32 PM Chris Healy wrote:
>
> > #address-cells = <1>;
> > #size-cells = <0>;
> > status =
Update MDIO configuration with zii-ultra device to fully utilize
MDIO endpoint capabilities. Device supports 12.5MHz clock and
doesn't require MDIO preamble.
Signed-off-by: Chris Healy
---
v3:
- make "status = okay" the last property
v2:
- Fix subject line to reference zii-ultr
Update MDIO configuration with ZII devices to fully utilize
MDIO endpoint capabilities. All devices support 12.5MHz clock and
don't require MDIO preable.
Signed-off-by: Chris Healy
Reviewed-by: Fabio Estevam
---
v3:
- make "status = okay" the last property
v2:
- Fix subject li
On a Vybrid VF610 based platform I tested this with 5.8-rc1. With the
necessary DTS patch, the CAAM worked correctly for me.
Tested-by: Chris Healy
On Mon, Jun 1, 2020 at 4:06 PM Andrey Smirnov wrote:
>
> According to Vybrid Security RM, CCM_CCGR11[CG176] can be used to gate
> CAAM
From: Chris Healy
Add syscon compatibility with Vybrid OCOTP driver binding. This is
required to access the UID.
Fixes: 623069946952 ("nvmem: Add DT binding documentation for Vybrid
OCOTP driver")
Cc: sta...@vger.kernel.org
Signed-off-by: Chris Healy
---
Changes in v4:
- Po
From: Chris Healy
Add syscon compatibility with Vybrid ocotp node. This is required to
access the UID.
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vfxxx.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/vfxxx.dtsi b/arch/arm/boot/dts/vfxxx.dtsi
From: Chris Healy
Since commit bcf3440c6dd7 ("net: phy: micrel: add phy-mode support for the
KSZ9031 PHY") the networking is broken on the imx7d-zii-rmu2 board.
Fix it by switching to phy-mode = "rgmii-id".
Fixes: bcf3440c6dd7 ("net: phy: micrel: add phy-mode sup
On Fri, Aug 21, 2020 at 6:21 AM Stefan Agner wrote:
>
> On 2020-08-20 06:10, Chris Healy wrote:
> > From: Chris Healy
> >
> > Add syscon compatibility with Vybrid ocotp node. This is required to
> > access the UID.
>
> Hm, it seems today the SoC driver u
From: Chris Healy
Add syscon compatibility with Vybrid OCOTP driver binding. This is
required to access the UID.
Fixes: fa8d20c8dbb77 ("ARM: dts: vfxxx: Add node corresponding to OCOTP")
Cc: sta...@vger.kernel.org
Signed-off-by: Chris Healy
---
Documentation/devicetree/bindings/n
From: Chris Healy
Add syscon compatibility with Vybrid OCOTP node. This is required to
access the UID.
Fixes: fa8d20c8dbb77 ("ARM: dts: vfxxx: Add node corresponding to OCOTP")
Cc: sta...@vger.kernel.org
Reviewed-by: Fabio Estevam
Reviewed-by: Stefan Agner
Signed-off-by: C
On Sat, Aug 22, 2020 at 12:59 PM Fabio Estevam wrote:
>
> Hi Chris,
>
> On Mon, Aug 17, 2020 at 12:04 AM Chris Healy wrote:
> >
> > From: Chris Healy
> >
> > Since commit bcf3440c6dd7 ("net: phy: micrel: add phy-mode support for the
> > KSZ9031
From: Chris Healy
Since commit bcf3440c6dd7 ("net: phy: micrel: add phy-mode support for the
KSZ9031 PHY") the networking is broken on the imx7d-zii-rmu2 board.
The end result is that network receive behaviour is marginal with lots of
RX CRC errors experienced and NFS frequent
On Wed, Jul 8, 2020 at 11:41 AM Fabio Estevam wrote:
>
> Hi Chris,
>
> In the Subject you could remove the .dts from the dts name:
>
> ARM: dts: vf610-zii-dev-rev-c: Configure fibre port to 1000BaseX
>
> On Sun, Jul 5, 2020 at 9:51 PM Chris Healy wrote:
> >
>
The SFF soldered onto the board expects the port to use 1000BaseX. It
makes no sense to have the port set to SGMII, since it doesn't even
support that mode.
Signed-off-by: Chris Healy
---
v2:
- convert spaces back to tabs
- remove .dts from subject line
arch/arm/boot/dts/vf610-zii-de
From: Andrew Lunn
The SFF soldered onto the board expect the ports to use 1000BaseX. It
makes no sense to have the ports set to SGMII, since they don't even
support that mode.
Signed-off-by: Andrew Lunn
Signed-off-by: Chris Healy
---
v2:
- convert spaces back to tabs
- Correct from li
Add deb_dbg print statements in both serdes_read and serdes_write
functions.
Signed-off-by: Chris Healy
---
drivers/net/dsa/mv88e6xxx/serdes.c | 27 +--
1 file changed, 25 insertions(+), 2 deletions(-)
diff --git a/drivers/net/dsa/mv88e6xxx/serdes.c
b/drivers/net/dsa
correct.
Signed-off-by: Chris Healy
---
drivers/net/phy/sfp.c | 44 +++
1 file changed, 44 insertions(+)
diff --git a/drivers/net/phy/sfp.c b/drivers/net/phy/sfp.c
index 73c2969f11a4..2737d9b6b0ae 100644
--- a/drivers/net/phy/sfp.c
+++ b/drivers/net/phy/sfp.c
Disable Ethernet switch reset GPIO with ZII platforms that have it
enabled to sync up with existing ZII platforms that already have
it disabled.
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vf610-zii-cfu1.dts | 2 --
arch/arm/boot/dts/vf610-zii-spb4.dts | 2 --
arch/arm/boot/dts
esdhc0 is connected to an eMMC, so it is safe to pass the "no-sdio"/"no-sd"
properties.
esdhc1 is wired to a standard SD socket, so pass the "no-sdio" property.
Signed-off-by: Chris Healy
Reviewed-by: Fabio Estevam
---
v2:
- Fix formatting so patch applies cle
Add I2C child node for switch watchdog present on SPU3
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vf610-zii-ssmb-spu3.dts | 12
1 file changed, 12 insertions(+)
diff --git a/arch/arm/boot/dts/vf610-zii-ssmb-spu3.dts
b/arch/arm/boot/dts/vf610-zii-ssmb-spu3.dts
index
On Sun, Jul 19, 2020 at 8:15 PM Shawn Guo wrote:
>
> On Wed, Jul 15, 2020 at 02:22:27PM -0700, Chris Healy wrote:
> > Disable Ethernet switch reset GPIO with ZII platforms that have it
> > enabled to sync up with existing ZII platforms that already have
> > it disabled
Update MDIO configuration with zii devices to fully utilize
MDIO endpoint capabilities. All devices support 12.5MHz clock and
don't require MDIO preamble.
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi | 2 ++
arch/arm/boot/dts/vf610-zii-cfu1.dts | 2 ++
arc
Update MDIO configuration with zii-ultra device to fully utilize
MDIO endpoint capabilities. Device supports 12.5MHz clock and
doesn't require MDIO preamble.
Signed-off-by: Chris Healy
---
arch/arm64/boot/dts/freescale/imx8mq-zii-ultra.dtsi | 2 ++
1 file changed, 2 insertions(+)
diff --
Add node for CAAM device in NXP Vybrid SoC.
Signed-off-by: Andrey Smirnov
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vfxxx.dtsi | 22 ++
1 file changed, 22 insertions(+)
diff --git a/arch/arm/boot/dts/vfxxx.dtsi b/arch/arm/boot/dts/vfxxx.dtsi
index 2d547e7b21ad
esdhc0 is connected to an eMMC, so it is safe to pass the "no-sdio"/"no-sd"
properties.
esdhc1 is wired to a standard SD socket, so pass the "no-sdio" property.
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vf610-zii-ssmb-dtu.dts | 3 +++
1 file changed, 3 in
The SFF soldered onto the board expects the port to use 1000BaseX. It
makes no sense to have the port set to SGMII, since it doesn't even
support that mode.
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vf610-zii-dev-rev-c.dts | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
The SFF soldered onto the board expect the ports to use 1000BaseX. It
makes no sense to have the ports set to SGMII, since they don't even
support that mode.
Signed-off-by: Andrew Lunn
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vf610-zii-scu4-aib.dts | 20 ++--
1
: Chris Healy
---
drivers/net/phy/sfp.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/drivers/net/phy/sfp.c b/drivers/net/phy/sfp.c
index 73c2969f11a4..9b03c7229320 100644
--- a/drivers/net/phy/sfp.c
+++ b/drivers/net/phy/sfp.c
@@ -220,6 +220,7 @@ struct sfp {
struct
On Mon, Jul 6, 2020 at 1:07 PM Andrew Lunn wrote:
>
> On Mon, Jul 06, 2020 at 12:38:37PM -0700, Chris Healy wrote:
> > Dynamically generate a unique GPIO interrupt name, based on the
> > device name and the GPIO name. For example:
> >
> > 103: 0 sx1503q
On Mon, Jul 6, 2020 at 1:42 PM Russell King - ARM Linux admin
wrote:
>
> On Mon, Jul 06, 2020 at 12:38:37PM -0700, Chris Healy wrote:
> > Dynamically generate a unique GPIO interrupt name, based on the
> > device name and the GPIO name. For example:
> >
> > 103:
: Chris Healy
v2:
- added net-next to PATCH part of subject line
- switched to devm_kasprintf()
---
drivers/net/phy/sfp.c | 7 ++-
1 file changed, 6 insertions(+), 1 deletion(-)
diff --git a/drivers/net/phy/sfp.c b/drivers/net/phy/sfp.c
index 73c2969f11a4..193a124c26c4 100644
--- a/drivers
From: Chris Healy
Dynamically generate a unique GPIO interrupt name, based on the
device name and the GPIO name. For example:
103: 0 sx1503q 12 Edge sff2-los
104: 0 sx1503q 13 Edge sff2-tx-fault
The sffX indicates the SFP the los and tx-fault are associated
From: Chris Healy
Disable Ethernet switch reset GPIO with ZII platforms that have it
enabled. HW switch reset results in a reset of the copper PHYs
inside of the switch. We want to avoid this reset of the copper PHYs
in the switch as this results in unnecessary broader network disruption on
a
From: Andrey Smirnov
Add node for CAAM device in NXP Vybrid SoC.
Signed-off-by: Andrey Smirnov
Signed-off-by: Chris Healy
---
v3:
- put version information in the correct place
- add reviewed by from Fabio Estevam
v2:
- fixup commit to show that this patch is from Andrey Smirnov
arch/arm
From: Andrey Smirnov
Add node for CAAM device in NXP Vybrid SoC.
Signed-off-by: Andrey Smirnov
Signed-off-by: Chris Healy
Reviewed-by: Fabio Estevam
---
v4:
- really add reviewed by from Fabio Estevam
v3:
- put version information in the correct place
- add reviewed by from Fabio Estevam
v2
Add I2C child node for switch watchdog present on SPB4
Signed-off-by: Chris Healy
---
arch/arm/boot/dts/vf610-zii-spb4.dts | 19 +++
1 file changed, 19 insertions(+)
diff --git a/arch/arm/boot/dts/vf610-zii-spb4.dts
b/arch/arm/boot/dts/vf610-zii-spb4.dts
index a68eae88174a
> This small series contains the code I wrote to expose various power
> supply sensors via HWMON layer in order to be able to access all of
> the sensors in the system with libsensors.
>
> Changes since [v2]:
Full series is tested using the UCS1002.
Tested-by: cphe...@gmail.com
With all four of Vybrid VF610, i.MX6q, i.MX6qp, and i.MX8M, this patch
caused no regressions for me. Additionally, with the VF610 and a
follow on devicetree patch, the CAAM is detected and works.
Tested by: Chris Healy
On Fri, May 15, 2020 at 9:23 PM Andrey Smirnov wrote:
>
> Vyrbrid d
ted successfully on an i.MX6 ARM
platform.
Tested-by: Chris Healy
ytes) pagesize
256 bytes (OTP)
Tested-by: Chris Healy
Full series successfully tested on both RDU1 and RDU2 platforms.
Builds and executes correctly.
Tested-by: Chris Healy
On Tue, Jul 25, 2017 at 11:44 AM, Andrey Smirnov
wrote:
> Hi everyone,
>
> This patch series is v4 of the driver for supervisory processor found
> on RAVE serie
| 1009
>
> include/linux/rave-sp.h| 54 ++
> 5 files changed, 1109 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/mfd/zii,rave-sp.txt
> create mode 100644 drivers/mfd/rave-sp.c
> create mode 100644 include/linux/rave-sp.h
>
This patch was tested on Zodiac RDU1 and RDU2 platforms.
Tested-by: Chris Healy
77 matches
Mail list logo
