add support to handle hw abnormal event such as hardware failure,
cable unplugged,link error
Signed-off-by: Luo bin
Reported-by: kernel test robot
---
V0~V1: fix auto build test WARNING
.../net/ethernet/huawei/hinic/hinic_hw_dev.c | 249 +-
.../net/ethernet/huawei/hinic/hinic_
patch #1: support to handle hw abnormal event
patch #2: improve the error messages when functions return failure and
dump relevant registers in some exception handling processes
Luo bin (2):
hinic: add support to handle hw abnormal event
hinic: add log in exception handling processes
Hi!
> This is a second version of "secret" mappings implementation backed by a
> file descriptor.
>
> The file descriptor is created using memfd_create() syscall with a new
> MFD_SECRET flag. The file descriptor should be configured using ioctl() to
> define the desired protection and then mmap(
On Fri, Jul 17, 2020 at 10:32:53AM +0530, Anshuman Khandual wrote:
>
>
> On 07/16/2020 11:55 PM, Mike Kravetz wrote:
> >>From 17c8f37afbf42fe7412e6eebb3619c6e0b7e1c3c Mon Sep 17 00:00:00 2001
> > From: Mike Kravetz
> > Date: Tue, 14 Jul 2020 15:54:46 -0700
> > Subject: [PATCH] hugetlb: move cma
Hi!
> Now that we have support for GPIO lines of the SMARC connector, enable
> LED support on the KBox A-230-LS. There are two LEDs without fixed
> functions, one is yellow and one is green. Unfortunately, it is just one
> multi-color LED, thus while it is possible to enable both at the same
> tim
On Wed 2020-07-08 11:14:27, Dan Williams wrote:
> Linux maintains a coding-style and its own idiomatic set of terminology.
> Update the style guidelines to recommend replacements for the terms
> master/slave and blacklist/whitelist.
>
> Link:
> http://lore.kernel.org/r/159389297140.2210796.135901
Hi!
Can we have node names consistent with other systems?
> + leds {
> + compatible = "gpio-leds";
> +
> + bt_active_led {
> + label = "blue:bt";
> + gpios = <&gpio7 0 GPIO_ACTIVE_HIGH>;
> + linux,default-tri
Hi,
On 16/07/20 11:58 pm, Arnd Bergmann wrote:
> On Thu, Jul 16, 2020 at 3:25 PM Sekhar Nori wrote:
>>
>> On 7/16/20 5:49 PM, Faiz Abbas wrote:
>>> Hi,
>>>
>>> On 19/06/20 6:28 pm, Faiz Abbas wrote:
Enable CONFIG_SDHCI_AM654 to Support AM65x sdhci controller.
Signed-off-by: Faiz Ab
Sorry Jon, wrong To: field, this was supposed to be addressed to Mauro
(who is CCed).
On 17. 07. 20, 10:05, Jiri Slaby wrote:
> fw_minibuffer[i].buffer is allocated by kmalloc in sh_css_load_blob_info
> and by vmalloc in setup_binary. So use kvfree to decide which of those
> allocators to use for
On 7/17/20 2:44 AM, Anson Huang wrote:
Hi, Daniel
Subject: Re: [PATCH 1/2] pinctrl: imx: Support building SCU pinctrl driver as
module
On 7/16/20 6:21 PM, Anson Huang wrote:
Hi, Daniel
Subject: Re: [PATCH 1/2] pinctrl: imx: Support building SCU pinctrl
driver as module
Hi Anson,
Few com
On 2020-07-16 20:32, Joakim Zhang wrote:
Add system PM support for intmux interrupt controller.
Care to be a little more descriptive?
Signed-off-by: Joakim Zhang
---
drivers/irqchip/irq-imx-intmux.c | 59
1 file changed, 59 insertions(+)
diff --git a/drive
On Fri 17 Jul 2020 at 10:22, Jing Xiangfeng wrote:
> axg_card_add_tdm_loopback() misses to call kfree() in an error path. We
> can use devm_kasprintf() to fix the issue, also improve maintainability.
> So use it instead.
>
> Fixes: c84836d7f650 ("ASoC: meson: axg-card: use modern dai_link style
On 17-07-20, 08:16, Yoshihiro Shimoda wrote:
> Hello Vinod,
>
> > From: Vinod Koul, Sent: Friday, July 17, 2020 3:39 PM
> >
> > hello Yoshihiro,
> >
> > On 13-07-20, 21:11, Yoshihiro Shimoda wrote:
> >
> > Please consider revising patch subject. It tell me you are fixing an
> > error but it doe
When fitted, the SynQuacer platform exposes its SPI TPM via a MMIO
window that is backed by the SPI command sequencer in the SPI bus
controller. This arrangement has the limitation that only byte size
accesses are supported, and so we'll need to provide a separate module
that take this into account
Add a compatible string for the SynQuacer TPM to the binding for a
TPM exposed via a memory mapped TIS frame. The MMIO window behaves
slightly differently on this hardware, so it requires its own
identifier.
Cc: Rob Herring
Cc: Ard Biesheuvel
Acked-by: Rob Herring
Signed-off-by: Masahisa Kojima
This adds support for driving the TPM on Socionext SynQuacer platform
using the driver for a memory mapped TIS frame.
v4:
- add ACPI support
- modify function and structure name
v3:
- prepare new module to handle TPM MMIO access on SynQuacer platform
v2:
- don't use read/write_bytes() to impleme
When I cat sysfs file 'enable' below 'sas_phy', it displays as follows.
It's better to add a newline for easy reading.
[root@localhost ~]# cat
/sys/devices/pci:00/:00:0d.0/:0f:00.0/host3/phy-3:2/sas_phy/phy-3:2/enable
1[root@localhost ~]#
Signed-off-by: Xiongfeng Wang
Reviewed-by: J
Forcefully unbinding PMU drivers during perf sampling will lead to
a kernel panic, because the perf upper-layer framework call a NULL
pointer in this situation.
To solve this issue, "suppress_bind_attrs" should be set to true, so
that bind/unbind can be disabled via sysfs and prevent unbinding PMU
On Fri, 17 Jul 2020 06:04:17 +0300
Jarkko Sakkinen wrote:
> Introduce functions for allocating memory for dynamic trampolines, such
> as kprobes. An arch can promote the availability of these functions with
> CONFIG_ARCH_HAS_TEXT_ALLOC. Provide default/fallback implementation
> wrapping module_al
On Thu, Jul 16, 2020 at 03:12:12PM +0530, Kajol Jain wrote:
> Initially, every time we want to add new terms like chip, core thread etc,
> we need to create corrsponding fields in pmu_events and event struct.
> This patch adds an enum called 'aggr_mode_class' which store all these
> aggregation lik
tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
master
head: 07a56bb875afbe39dabbf6ba7b83783d166863db
commit: 670d0a4b10704667765f7d18f7592993d02783aa sparse: use identifiers to
define address spaces
date: 4 weeks ago
config: arm64-randconfig-s032-20200717
> From: Vinod Koul, Sent: Friday, July 17, 2020 5:46 PM
> > > > static int rcar_gen3_phy_usb2_init(struct phy *p)
> > > > {
> > > > struct rcar_gen3_phy *rphy = phy_get_drvdata(p);
> > > > struct rcar_gen3_chan *channel = rphy->ch;
> > > > void __iomem *usb2_base = channe
On Fri, Jul 17, 2020 at 12:20:41AM -0700, ira.we...@intel.com wrote:
> +/*
> + * Get a new pkey register value from the user values specified.
> + *
> + * Kernel users use the same flags as user space:
> + * PKEY_DISABLE_ACCESS
> + * PKEY_DISABLE_WRITE
> + */
> +u32 get_new_pkr(u32 old_pkr,
On 2020-07-17 00:07, Barry Song wrote:
Before commit 587e6c10a7ce ("iommu/arm-smmu-v3: Reduce contention during
command-queue insertion"), msi polling perhaps performed better since
it could run outside the spin_lock_irqsave() while the code polling cons
reg was running in the lock.
But after th
On Thu, Jul 16, 2020 at 03:26:51PM -0600, Jens Axboe wrote:
> On 7/16/20 6:48 AM, Stefano Garzarella wrote:
> > diff --git a/include/uapi/linux/io_uring.h b/include/uapi/linux/io_uring.h
> > index efc50bd0af34..0774d5382c65 100644
> > --- a/include/uapi/linux/io_uring.h
> > +++ b/include/uapi/linux
On Fri, Jul 17, 2020 at 01:41:22PM +0530, kajoljain wrote:
>
>
> On 7/16/20 8:52 PM, Arnaldo Carvalho de Melo wrote:
> > Em Thu, Jul 16, 2020 at 03:12:11PM +0530, Kajol Jain escreveu:
> >> Patchset enhance current runtime parameter support. It introduces new
> >> fields like "PerChip" and "PerCor
On 2020/7/16 下午7:54, Eli Cohen wrote:
On Thu, Jul 16, 2020 at 05:14:32PM +0800, Jason Wang wrote:
+static void suspend_vqs(struct mlx5_vdpa_net *ndev)
+{
+ int i;
+
+ for (i = 0; i < MLX5_MAX_SUPPORTED_VQS; i++)
+ suspend_vq(ndev, &ndev->vqs[i]);
In teardown_virtque
On 2020-07-16 20:32, Joakim Zhang wrote:
Add runtime PM support for intmux interrupt controller.
Same as the previous patch. The changes are significant enough
that you need to write a proper change log.
Signed-off-by: Joakim Zhang
---
drivers/irqchip/irq-imx-intmux.c | 31
On Fri, 17 Jul 2020 10:17:10 +0200,
YueHaibing wrote:
>
> Use kmemdup rather than duplicating its implementation.
>
> Signed-off-by: YueHaibing
Applied now. Thanks.
Takashi
On Fri, Jul 17, 2020 at 10:18 AM Lucas Stach wrote:
>
> Hi Laurentiu,
>
> Am Donnerstag, den 09.07.2020, 19:47 +0300 schrieb Laurentiu Palcu:
> > From: Laurentiu Palcu
> >
> > Hi,
> >
> > This patchset adds initial DCSS support for iMX8MQ chip. Initial support
> > includes only graphics plane sup
On Fri, Jul 17, 2020 at 12:20:43AM -0700, ira.we...@intel.com wrote:
> +/*
> + * Write the PKey Register Supervisor. This must be run with preemption
> + * disabled as it does not guarantee the atomicity of updating the pkrs_cache
> + * and MSR on its own.
> + */
> +void write_pkrs(u32 pkrs_val)
>
On Thu, Jul 16, 2020 at 2:52 PM Jiri Slaby wrote:
>
> I am currently seeing:
> BUG: kernel NULL pointer dereference, address: 0002
> ...
> Hardware name: UMAX VisionBook 10Wi Pro/CQM1018CWP, BIOS CQ1018.007 09/22/2016
> RIP: 0010:gmin_subdev_add.cold+0x303/0x312 [atomisp_gmin_platform]
This patch set adds support for PEC on Slave side.
Changes from v1:
-Address review comments from Andy Shevchenko
Update commit message,
Rewrite bcm_iproc_smbus_check_slave_pec() to remove local
variable ret and type casting,
Use positive condition.
Rayagonda Kokatanur (2):
i2c: add PE
On Fri, 2020-07-17 at 17:16 +1000, Stephen Rothwell wrote:
> Hi all,
>
> After merging the pinctrl tree, today's linux-next build (x86_64
> allmodconfig) failed like this:
>
> drivers/pinctrl/mediatek/pinctrl-mt6779.c:783:1: warning: data definition has
> no type or storage class
> 783 | arch_
Add new event I2C_SLAVE_PEC_ERR to list of slave events.
This event will be used by slave bus driver to indicate
PEC error to slave client or backend driver.
Signed-off-by: Rayagonda Kokatanur
---
include/linux/i2c.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/linux/i2c.h b/inclu
Iproc supports PEC computation and checking in both Master
and Slave mode.
This patch adds support for PEC in slave mode.
As per hw spec, PEC ERROR status bits are [29:28] in S_RX_OFFSET
register, hence this patch corrects the S_RX_PEC_ERR_SHIFT.
Signed-off-by: Rayagonda Kokatanur
---
Changes f
Hi,
This patch-set adds initial support for a new Intel Movidius SoC code-named
Keem Bay. The SoC couples an ARM Cortex A53 CPU with an Intel Movidius VPU.
This initial patch-set enables only the minimal set of components required
to make the Keem Bay EVM board boot into initramfs.
Changes from
From: Daniele Alessandrelli
Add initial device tree for Keem Bay EVM board. With this minimal device
tree the board boots fine using an initramfs image.
Reviewed-by: Dinh Nguyen
Signed-off-by: Daniele Alessandrelli
---
MAINTAINERS | 1 +
arch/arm64/boot/dts/inte
On Wed, 15 Jul 2020, Mark Brown wrote:
> Currently the callback passed to arch_stack_walk() has an argument called
> reliable passed to it to indicate if the stack entry is reliable, a comment
> says that this is used by some printk() consumers. However in the current
> kernel none of the arch_sta
From: Daniele Alessandrelli
Add ARCH_KEEMBAY configuration option to support Intel Movidius SoC
code-named Keem Bay.
Reviewed-by: Dinh Nguyen
Signed-off-by: Daniele Alessandrelli
---
arch/arm64/Kconfig.platforms | 5 +
1 file changed, 5 insertions(+)
diff --git a/arch/arm64/Kconfig.platf
From: Daniele Alessandrelli
Add initial device tree for Intel Movidius SoC code-named Keem Bay.
This initial DT includes nodes for Cortex-A53 cores, UARTs, GIC, PSCI,
and PMU.
Reviewed-by: Dinh Nguyen
Signed-off-by: Daniele Alessandrelli
---
MAINTAINERS| 1 +
On Mon, 06 Jul 2020, Michael Walle wrote:
> There are I2C devices which contain several different functions but
> doesn't require any special access functions. For these kind of drivers
> an I2C regmap should be enough.
>
> Create an I2C driver which creates an I2C regmap and enumerates its
> chi
From: Daniele Alessandrelli
Add maintainers for the new Intel Movidius SoC code-named Keem Bay.
Reviewed-by: Dinh Nguyen
Signed-off-by: Daniele Alessandrelli
---
MAINTAINERS | 6 ++
1 file changed, 6 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index b4a43a9e7fbc..3babb333b556 10
From: Daniele Alessandrelli
Document Intel Movidius SoC code-named Keem Bay, along with the Keem Bay
EVM board.
Reviewed-by: Dinh Nguyen
Reviewed-by: Rob Herring
Signed-off-by: Daniele Alessandrelli
---
.../bindings/arm/intel,keembay.yaml | 19 +++
1 file changed, 1
On Thu, 16 Jul 2020, Mark Brown wrote:
> On Thu, Jul 16, 2020 at 01:56:13PM +0200, Miroslav Benes wrote:
> > On Wed, 15 Jul 2020, Mark Brown wrote:
>
> > > -void save_stack_trace(struct stack_trace *trace)
> > > -{
> > > - __save_stack_trace(current, trace, 0);
> > > + walk_stackframe(task, &fram
On Mon, 06 Jul 2020, Michael Walle wrote:
> There are I2C devices which contain several different functions but
> doesn't require any special access functions. For these kind of drivers
> an I2C regmap should be enough.
>
> Create an I2C driver which creates an I2C regmap and enumerates its
> chi
> -Original Message-
> From: Robin Murphy [mailto:robin.mur...@arm.com]
> Sent: Friday, July 17, 2020 8:55 PM
> To: Song Bao Hua (Barry Song) ; w...@kernel.org;
> j...@8bytes.org
> Cc: linux-kernel@vger.kernel.org; Linuxarm ;
> linux-arm-ker...@lists.infradead.org; io...@lists.linux-found
[AMD Official Use Only - Internal Distribution Only]
Reviewed-by: Evan Quan
-Original Message-
From: Qiu Wenbo
Sent: Friday, July 17, 2020 3:10 PM
To: Quan, Evan ; amd-...@lists.freedesktop.org
Cc: Qiu Wenbo ; Deucher, Alexander
; Koenig, Christian ;
Zhou, David(ChunMing) ; David Airl
On Fri, Jul 17, 2020 at 09:34:11AM +0200, Joergen Andreasen wrote:
> The 07/16/2020 17:45, Vladimir Oltean wrote:
> > Hi Vladimir,
> >
> > On Thu, Jul 16, 2020 at 10:37:40AM +, Xiaoliang Yang wrote:
> > > Hi Joergen,
> > >
> > >
> > > -Original Message-
> > > From: Joergen Andreasen
>
On Thu, Jul 16, 2020 at 10:38:17PM +0200, Auger Eric wrote:
> Hi Jean,
>
> On 7/16/20 5:39 PM, Jean-Philippe Brucker wrote:
> > On Tue, Jul 14, 2020 at 10:12:49AM +, Liu, Yi L wrote:
> >>> Have you verified that this doesn't break the existing usage of
> >>> DOMAIN_ATTR_NESTING in drivers/vfio
On 15/07/2020 14:24:09+0300, Claudiu Beznea wrote:
> __clk_determine_rate() may return error. Skip the current step
> in case of error.
>
> Fixes: 1a1a36d72e3d3 ("clk: at91: clk-generated: make gclk determine
> audio_pll rate")
> Signed-off-by: Claudiu Beznea
Reviewed-by: Alexandre Belloni
> -
Hi all,
Today's linux-next merge of the set_fs tree got a conflict in:
arch/powerpc/mm/numa.c
between commit:
c30f931e891e ("powerpc/numa: remove ability to enable topology updates")
from the powerpc tree and commit:
16a04bde8169 ("proc: switch over direct seq_read method calls to
seq_
On Fri, Jul 17, 2020 at 12:20:51AM -0700, ira.we...@intel.com wrote:
> +static pgprot_t dev_protection_enable_get(struct dev_pagemap *pgmap,
> pgprot_t prot)
> +{
> + if (pgmap->flags & PGMAP_PROT_ENABLED && dev_page_pkey != PKEY_INVALID)
> {
> + pgprotval_t val = pgprot_val(prot)
On 15/07/2020 14:24:10+0300, Claudiu Beznea wrote:
> Check best_rate against available clock ranges.
>
> Fixes: df70aeef6083 ("clk: at91: add generated clock driver")
> Signed-off-by: Claudiu Beznea
Reviewed-by: Alexandre Belloni
> ---
> drivers/clk/at91/clk-generated.c | 4 ++--
> 1 file chan
On Fri, Jul 17, 2020 at 04:00:36PM +0800, miaoqinglang wrote:
>
>
> 在 2020/7/17 15:06, Daniel Vetter 写道:
> > On Fri, Jul 17, 2020 at 8:40 AM james qian wang (Arm Technology China)
> > wrote:
> > >
> > > On Thu, Jul 16, 2020 at 05:03:33PM +0800, Qinglang Miao wrote:
> > > > From: Liu Shixin
> >
On 15/07/2020 14:24:11+0300, Claudiu Beznea wrote:
> According to datasheet mul mask is on bits 31..24.
>
> Fixes: a436c2a447e59 ("clk: at91: add sam9x60 PLL driver")
> Signed-off-by: Claudiu Beznea
Reviewed-by: Alexandre Belloni
> ---
> drivers/clk/at91/clk-sam9x60-pll.c | 2 +-
> 1 file chan
Am Freitag, den 17.07.2020, 10:59 +0200 schrieb Daniel Vetter:
> On Fri, Jul 17, 2020 at 10:18 AM Lucas Stach wrote:
> > Hi Laurentiu,
> >
> > Am Donnerstag, den 09.07.2020, 19:47 +0300 schrieb Laurentiu Palcu:
> > > From: Laurentiu Palcu
> > >
> > > Hi,
> > >
> > > This patchset adds initial
On 15/07/2020 14:24:15+0300, Claudiu Beznea wrote:
> In commit a436c2a447e59 ("clk: at91: add sam9x60 PLL driver")
> the fractional part of PLL wasn't set on registers but it was
> calculated and taken into account for determining div and mul
> (see sam9x60_pll_get_best_div_mul()).
>
I think this
2020년 7월 17일 (금) 오후 5:15, Vlastimil Babka 님이 작성:
>
> On 7/17/20 10:10 AM, Vlastimil Babka wrote:
> > On 7/17/20 9:29 AM, Joonsoo Kim wrote:
> >> 2020년 7월 16일 (목) 오후 4:45, Vlastimil Babka 님이 작성:
> >>>
> >>> On 7/16/20 9:27 AM, Joonsoo Kim wrote:
> >>> > 2020년 7월 15일 (수) 오후 5:24, Vlastimil Babka 님이 작
On 15/07/2020 14:24:13+0300, Claudiu Beznea wrote:
> Use logical or for range check. In case bestrate is not in
> characteristics->output[0].min..characteristics->output[0].max
> range we should return -ERANGE.
>
> Fixes: a436c2a447e59 ("clk: at91: add sam9x60 PLL driver")
> Signed-off-by: Claudiu
2020년 7월 17일 (금) 오후 5:32, David Laight 님이 작성:
>
> From: js1...@gmail.com
> > Sent: 15 July 2020 06:05
> > From: Joonsoo Kim
> >
> > Currently, preventing cma area in page allocation is implemented by using
> > current_gfp_context(). However, there are two problems of this
> > implementation.
> ...
On Fri, Jul 17, 2020 at 12:20:51AM -0700, ira.we...@intel.com wrote:
> +void dev_access_disable(void)
> +{
> + unsigned long flags;
> +
> + if (!static_branch_unlikely(&dev_protection_static_key))
> + return;
> +
> + local_irq_save(flags);
> + current->dev_page_access_re
On 15/07/2020 14:24:16+0300, Claudiu Beznea wrote:
> Main RC oscillator frequency is 12MHz according to datasheet
> (chapter 27.2).
>
> Fixes: 01e2113de9a52 ("clk: at91: add sam9x60 pmc driver")
> Signed-off-by: Claudiu Beznea
Reviewed-by: Alexandre Belloni
For the record I got that value from:
Fire directed smp_call_function_single IPIs from a specified source
CPU to the specified target CPU to reduce the noise we have to wade
through in the trace log.
The module is based on the idea written by Srivatsa Bhat and maintained
by Vaidyanathan Srinivasan internally.
Queue HR timer and measur
Hi Pavel,
On Fri, Jul 17, 2020 at 9:36 AM Pavel Machek wrote:
>
> Hi!
>
> Can we have node names consistent with other systems?
>
> > + leds {
> > + compatible = "gpio-leds";
> > +
> > + bt_active_led {
> > + label = "blue:bt";
> > +
Hi Christoph,
On 17/07/2020 08:23, Christoph Hellwig wrote:
Add the compat handling to sock_common_{get,set}sockopt instead,
keyed of in_compat_syscall(). This allow to remove the now unused
->compat_{get,set}sockopt methods from struct proto_ops.
Signed-off-by: Christoph Hellwig
---
includ
v1: https://lkml.org/lkml/2020/7/7/1036
Changelog v1 --> v2
1. Based on Shuah Khan's comment, changed exit code to ksft_skip to
indicate the test is being skipped
2. Change the busy workload for baseline measurement from
"yes > /dev/null" to "cat /dev/random to /dev/null", based on
observe
This patch adds support to trace IPI based and timer based wakeup
latency from idle states
Latches onto the test-cpuidle_latency kernel module using the debugfs
interface to send IPIs or schedule a timer based event, which in-turn
populates the debugfs with the latency measurements.
Currently for
On Fri, Jul 17, 2020 at 12:20:51AM -0700, ira.we...@intel.com wrote:
> From: Ira Weiny
>
> Device managed memory exposes itself to the kernel direct map which
> allows stray pointers to access these device memories.
>
> Stray pointers to normal memory may result in a crash or other
> undesirable
ARM virtual counter supports event stream. It can only trigger an event
when the trigger bit of CNTVCT_EL0 changes from 0 to 1 (or from 1 to 0),
so the actual period of event stream is 2 ^ (cntkctl_evnti + 1). For
example, when the trigger bit is 0, then it triggers an event for every
two cycles.
On Fri, Jul 17, 2020 at 12:20:52AM -0700, ira.we...@intel.com wrote:
> @@ -31,6 +32,20 @@ static inline void invalidate_kernel_vmap_range(void
> *vaddr, int size)
>
> #include
>
> +static inline void enable_access(struct page *page)
> +{
> + if (!page_is_access_protected(page))
> +
Hi, Daniel
> Subject: Re: [PATCH 1/2] pinctrl: imx: Support building SCU pinctrl driver as
> module
>
> On 7/17/20 2:44 AM, Anson Huang wrote:
> > Hi, Daniel
> >
> >
> >> Subject: Re: [PATCH 1/2] pinctrl: imx: Support building SCU pinctrl
> >> driver as module
> >>
> >> On 7/16/20 6:21 PM, Anson
On Fri, Jul 17, 2020 at 12:20:53AM -0700, ira.we...@intel.com wrote:
> --- a/drivers/dax/super.c
> +++ b/drivers/dax/super.c
> @@ -30,12 +30,14 @@ static DEFINE_SPINLOCK(dax_host_lock);
>
> int dax_read_lock(void)
> {
> + dev_access_enable();
> return srcu_read_lock(&dax_srcu);
> }
Rockchp's NFC(Nand Flash Controller) has four versions: V600, V622, V800 and
V900.This series patch can support all four versions.
Changes in v8:
- Fix make dt_binding_check error
Changes in v7:
- Fix some wrong define
- Rebase to linux-next.
- Fix coding style.
- Reserved 4 bytes at the begin
This driver supports Rockchip NFC (NAND Flash Controller) found on RK3308,
RK2928, RKPX30, RV1108 and other SOCs. The driver has been tested using
8-bit NAND interface on the ARM based RK3308 platform.
Support Rockchip SoCs and NFC versions:
- PX30 and RK3326(NFCv900).
ECC: 16/40/60/70 bit
From: Yifeng Zhao
Add NAND FLASH Controller(NFC) node for RK3308 SoC.
Signed-off-by: Yifeng Zhao
Signed-off-by: Yifeng Zhao
---
Changes in v8: None
Changes in v7: None
Changes in v6: None
Changes in v5: None
Changes in v4: None
Changes in v3: None
Changes in v2: None
arch/arm64/boot/dts/roc
Documentation support for Rockchip RK3xxx NAND flash controllers
Signed-off-by: Yifeng Zhao
---
Changes in v8:
- Fix make dt_binding_check error
Changes in v7:
- Fix some wrong define
Changes in v6:
- Fix some wrong define
- Modified the definition of compatible
Changes in v5:
- Fix some wron
On Fri, Jul 17, 2020 at 12:20:55AM -0700, ira.we...@intel.com wrote:
> From: Ira Weiny
>
> Protecting against stray writes is particularly important for PMEM
> because, unlike writes to anonymous memory, writes to PMEM persists
> across a reboot. Thus data corruption could result in permanent lo
Add maintainers to ROCKCHIP NFC.
Signed-off-by: Yifeng Zhao
---
Changes in v8: None
Changes in v7: None
Changes in v6: None
Changes in v5: None
Changes in v4: None
Changes in v3: None
Changes in v2: None
MAINTAINERS | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/MAINTA
Add NAND FLASH Controller(NFC) node for RK2928, RK3066, RK3168
and RK3188 SoCs.
Signed-off-by: Yifeng Zhao
---
Changes in v8: None
Changes in v7: None
Changes in v6: None
Changes in v5: None
Changes in v4: None
Changes in v3: None
Changes in v2: None
arch/arm/boot/dts/rk3xxx.dtsi | 9 +
On 15/07/2020 14:24:14+0300, Claudiu Beznea wrote:
> According to datasheet the range of 600-1200MHz is for the the
the is repeated here
> frequency generated by the fractional part of the PLL (namely
> Fcorepllck according to datasheet). With this in mind the output
> range of the PLL itself (fr
-20200717 (attached as .config)
compiler: powerpc64-linux-gcc (GCC) 9.3.0
reproduce:
wget
https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O
~/bin/make.cross
chmod +x ~/bin/make.cross
# apt-get install sparse
# sparse version: v0.6.2-49-g707c5017
Add NAND FLASH Controller(NFC) node for RK3036 SoC.
Signed-off-by: Yifeng Zhao
---
Changes in v8: None
Changes in v7: None
Changes in v6: None
Changes in v5: None
Changes in v4: None
Changes in v3: None
Changes in v2: None
arch/arm/boot/dts/rk3036.dtsi | 52 +++
Add NAND FLASH Controller(NFC) node for PX30 SoC.
Signed-off-by: Yifeng Zhao
---
Changes in v8: None
Changes in v7: None
Changes in v6: None
Changes in v5: None
Changes in v4: None
Changes in v3: None
Changes in v2: None
arch/arm64/boot/dts/rockchip/px30.dtsi | 15 +++
1 file chang
Add NAND FLASH Controller(NFC) node for RV1108 SoC.
Signed-off-by: Yifeng Zhao
---
Changes in v8: None
Changes in v7: None
Changes in v6: None
Changes in v5: None
Changes in v4: None
Changes in v3: None
Changes in v2: None
arch/arm/boot/dts/rv1108.dtsi | 11 +++
1 file changed, 11 inse
On 17. 07. 20, 11:01, Andy Shevchenko wrote:
> On Thu, Jul 16, 2020 at 2:52 PM Jiri Slaby wrote:
>>
>> I am currently seeing:
>> BUG: kernel NULL pointer dereference, address: 0002
>> ...
>> Hardware name: UMAX VisionBook 10Wi Pro/CQM1018CWP, BIOS CQ1018.007
>> 09/22/2016
>> RIP: 0010
On Fri, Jul 17, 2020 at 11:12:39AM +0200, Lucas Stach wrote:
> Am Freitag, den 17.07.2020, 10:59 +0200 schrieb Daniel Vetter:
> > On Fri, Jul 17, 2020 at 10:18 AM Lucas Stach wrote:
> > > Hi Laurentiu,
> > >
> > > Am Donnerstag, den 09.07.2020, 19:47 +0300 schrieb Laurentiu Palcu:
> > > > From: L
2020년 7월 17일 (금) 오후 5:26, Michal Hocko 님이 작성:
>
> On Fri 17-07-20 16:46:38, Joonsoo Kim wrote:
> > 2020년 7월 15일 (수) 오후 5:24, Michal Hocko 님이 작성:
> > >
> > > On Wed 15-07-20 14:05:27, Joonsoo Kim wrote:
> > > > From: Joonsoo Kim
> > > >
> > > > We have well defined scope API to exclude CMA region.
Hi Santiago,
Nice, it's been a long time since I last received a new radio driver :-)
I have a bunch of comments below, nothing major.
Main thing you need to do is to run 'checkpatch --strict' over the patch
to fix codingstyle issues. And I realized that one corner of the API wasn't
checked by v
On Fri, Jul 17, 2020 at 12:20:56AM -0700, ira.we...@intel.com wrote:
> +static void noinstr idt_save_pkrs(idtentry_state_t state)
noinstr goes in the same place you would normally put inline, that's
before the return type, not after it.
Add a VM_WARN_ON for tracking. and updated comments for the code.
Thanks
---
>From f1381a1547625a6521777bf9235823d8fbd00dac Mon Sep 17 00:00:00 2001
From: Alex Shi
Date: Fri, 10 Jul 2020 16:54:37 +0800
Subject: [PATCH v16 14/22] mm/thp: add tail pages into lru anyway in
split_huge_page()
MIME
On Fri, Jul 17, 2020 at 09:02:06AM +0100, Marc Zyngier wrote:
> Hi Greg,
>
> On 2020-07-16 12:58, Greg KH wrote:
> > On Wed, Jul 15, 2020 at 01:56:11PM +0100, Marc Zyngier wrote:
> > > This is a backport of the series that recently went into 5.8. Note
> > > that the first patch is more a complete
On Fri, Jul 17, 2020 at 12:20:56AM -0700, ira.we...@intel.com wrote:
> +/* Define as macros to prevent conflict of inline and noinstr */
> +#define idt_save_pkrs(state)
> +#define idt_restore_pkrs(state)
Use __always_inline
When application provided buffer size less than sockaddr_storage, then
kernel will overwrite some memory area which may cause memory corruption,
e.g.: in recvmsg case, let msg_name=malloc(8) and msg_namelen=8, then
usually application can call recvmsg successful but actually application
memory get
Hello.
On 17.07.20 08:23, Christoph Hellwig wrote:
Add the compat handling to sock_common_{get,set}sockopt instead,
keyed of in_compat_syscall(). This allow to remove the now unused
->compat_{get,set}sockopt methods from struct proto_ops.
Signed-off-by: Christoph Hellwig
---
include/linux/n
Matthias Brugger 於 2020年7月10日 週五 下午10:22寫道：
>
>
>
> On 07/07/2020 12:30, Gene Chen wrote:
> > From: Gene Chen
> >
> > Remove handle_post_irq which is used to retrigger irq.
> > Set irq level low trigger to keep irq always be handled.
> >
> > Signed-off-by: Gene Chen
> > ---
> > drivers/mfd/mt6
Use alloc_pages_node() allocate memory for vring queue with proper
NUMA affinity.
Suggested-by: Jiang Liu
Signed-off-by: Shile Zhang
---
drivers/virtio/virtio_ring.c | 10 ++
1 file changed, 6 insertions(+), 4 deletions(-)
diff --git a/drivers/virtio/virtio_ring.c b/drivers/virtio/virt
Hi Arnd,
On 17/7/20 8:59, Arnd Bergmann wrote:
> On Wed, Jul 15, 2020 at 11:31 PM Enric Balletbo Serra
> wrote:
>> Missatge de Enric Balletbo i Serra del
>> dia dj., 5 de març 2020 a les 12:11:
>>>
>>> We refactored the CrOS EC drivers moving part of the code from the MFD
>>> subsystem to the pl
Hi all,
Today's linux-next merge of the init tree got a conflict in:
drivers/md/md.c
between commit:
a564e23f0f99 ("md: switch to ->check_events for media change notifications")
from the block tree and commit:
7e0adbfc20c5 ("md: rewrite md_setup_drive to avoid ioctls")
from the init tr
On Thu, 16 Jul 2020, Xu Yilun wrote:
> This patch implements the basic functions of the BMC chip for some Intel
> FPGA PCIe Acceleration Cards (PAC). The BMC is implemented using the
> intel max10 CPLD.
>
> This BMC chip is connected to FPGA by a SPI bus. To provide reliable
> register access fro
801 - 900 of 1353 matches
Mail list logo
