On Thu, Apr 26, 2018 at 10:41:31AM +0200, Peter Zijlstra wrote:
[...]
> +/*
> + * Special states are those that do not use the normal wait-loop pattern. See
> + * the comment with set_special_state().
> + */
> +#define is_special_state(state) \
> + ((state) == TASK_DEAD ||
Hello,
On Tue, 24 Apr 2018 14:15:57 +1000
Michael Ellerman wrote:
> From: Michal Suchanek
>
> Check what firmware told us and enable/disable the barrier_nospec as
> appropriate.
>
> We err on the side of enabling the barrier, as it's no-op on older
> systems, see the comment for more detail.
On 04/24, Chao Yu wrote:
> Thread A Thread BThread C
> - f2fs_remount
> - stop_gc_thread
> - f2fs_sbi_store
> - issue_discard_thread
>sbi->gc_thread = NULL;
>
On 26.04.2018 18:20, Peter Zijlstra wrote:
> On Thu, Apr 26, 2018 at 04:52:39PM +0300, Kirill Tkhai wrote:
1)for_each_process(g)copy_process()
p->mm = mm
smp_rmb(); smp_wmb() implied by alloc_pid()
i
> On 23 Apr 2018, at 21:16, jackm wrote:
>
> On Mon, 23 Apr 2018 16:19:57 +0200
> Håkon Bugge wrote:
>
>
>>>
>>> This actually looks like a genuine bug, why is it described only as
>>> 'confusing'? ib_register_mad_agent is callable from userspace, so at
>>> least two userspace agents can ra
On Thu, 26 Apr 2018, Michael S. Tsirkin wrote:
> On Thu, Apr 26, 2018 at 11:44:21AM -0400, Mikulas Patocka wrote:
> >
> >
> > On Thu, 26 Apr 2018, James Bottomley wrote:
> >
> > > On Thu, 2018-04-26 at 11:05 -0400, Mikulas Patocka wrote:
> > > >
> > > > On Thu, 26 Apr 2018, James Bottomley w
- On Apr 26, 2018, at 11:03 AM, Mathieu Desnoyers
mathieu.desnoy...@efficios.com wrote:
> - On Apr 25, 2018, at 6:51 PM, rostedt rost...@goodmis.org wrote:
>
>> On Wed, 25 Apr 2018 17:40:56 -0400 (EDT)
>> Mathieu Desnoyers wrote:
>>
>>> One problem with your approach is that you can ha
On 04/25, Chao Yu wrote:
> This patch adds a new file discard.c to maintain discard related
> function separately.
I don't think we need this at all.
Thanks,
>
> BTW, fix below checkpatch errors:
>
> ERROR: space required before the open brace '{'
> + } else if (issued == -1){
>
>
On 04/25, Chao Yu wrote:
> Split discard slab cache related initial/release codes into separated
> function {create,destroy}_discard_caches, later we can maintain those
> independent functions in separated discard.c
No need this as well.
>
> Signed-off-by: Chao Yu
> ---
> fs/f2fs/f2fs.h|
Hello,
On Tue, 24 Apr 2018 14:15:55 +1000
Michael Ellerman wrote:
> From: Michal Suchanek
>
> Based on the RFI patching. This is required to be able to disable the
> speculation barrier.
why do you not patch the nospec barrier which is included as part of
the RFI flush code?
I think when deb
2018-04-26 6:57 GMT+09:00 Stephen Rothwell :
> Hi Masahiro,
>
> Fetching the kbuild-current tree produces this error:
>
> fatal: Couldn't find remote ref refs/heads/fixes
>
Sorry, I fixed it now.
--
Best Regards
Masahiro Yamada
On 26.04.2018 18:29, Andrea Parri wrote:
> On Thu, Apr 26, 2018 at 04:52:39PM +0300, Kirill Tkhai wrote:
>> On 26.04.2018 15:35, Andrea Parri wrote:
>
> [...]
>
>>>
>>> Mmh, it's possible that I am misunderstanding this statement but it does
>>> not seem quite correct to me; a counter-example wou
On Thu, Apr 26, 2018 at 06:40:46PM +0700, Lars Melin wrote:
> On 4/26/2018 18:39, Lars Melin wrote:
> > On 4/26/2018 18:19, Bjørn Mork wrote:
> >> Anyway, Qualcomm based designs are definitely handled by both drivers.
> >> Using qcserial only makes sense if the interface layout matches one of
> >>
On Tue, Apr 24, 2018 at 06:00:35PM -0500, Eric W. Biederman wrote:
> Christian Brauner writes:
>
> > On Wed, Apr 25, 2018, 00:41 Eric W. Biederman wrote:
> >
> > Bah. This code is obviously correct and probably wrong.
> >
> > How do we deliver uevents for network devices that are outside of th
On Wed, Apr 25, 2018 at 10:58:43AM -0700, kan.li...@linux.intel.com wrote:
SNIP
> -void parse_events__set_leader(char *name, struct list_head *list)
> +/*
> + * Check if the two uncore PMUs are from the same uncore block
> + * The format of the uncore PMU name is uncore_#blockname_#pmuidx
> + */
On 04/26, Peter Zijlstra wrote:
>
> For the others, I think we want to do something like the below. I still
> need to look at TASK_TRACED, which I suspect is also special,
Yes, and TASK_STOPPED.
ptrace_freeze_traced() and ptrace_unfreeze_traced() should be fine, but
ptrace_stop() wants set_specia
Request IRQ with IRQF_SHARED flag. This works since the interrupt
handler already checks if there is an actual IRQ pending and returns
IRQ_NONE otherwise.
Signed-off-by: Moritz Fischer
---
drivers/dma/dma-axi-dmac.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/dma/
Use devm_request_irq() instead of request_irq() to request the IRQ.
Signed-off-by: Moritz Fischer
---
Hi Lars,
was there a specific reason not to use devm_request_irq() ?
Cheers,
Moritz
---
drivers/dma/dma-axi-dmac.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/
From: Ludovic Barre
Exti controller has been differently integrated on stm32mp1 SoC.
A parent irq has only one external interrupt. A hierachy domain could
be used. Handlers are call by parent, each parent interrupt could be
masked and unmasked according to the needs.
Signed-off-by: Ludovic Barre
From: Ludovic Barre
-WARNING: struct irq_domain_ops should normally be const
-CHECK: Alignment should match open parenthesis
Signed-off-by: Ludovic Barre
---
drivers/irqchip/irq-stm32-exti.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/irqchip/irq-stm32-exti.
From: Ludovic Barre
This patch adds support of external interrupt for
gpio[a..k], gpioz
Signed-off-by: Ludovic Barre
---
arch/arm/boot/dts/stm32mp157-pinctrl.dtsi | 4
1 file changed, 4 insertions(+)
diff --git a/arch/arm/boot/dts/stm32mp157-pinctrl.dtsi
b/arch/arm/boot/dts/stm32mp157-p
The DesignWare GPIO IP can be configured for either 1 interrupt or 1
per GPIO in port A, but the driver currently only supports 1 interrupt.
See the DesignWare DW_apb_gpio Databook description of the
'GPIO_INTR_IO' parameter.
This change allows the driver to work with up to 32 interrupts, it will
From: Ludovic Barre
-Parent domain of stm32gpio evolves to hierarchy domain
and could have a handle_fasteoi_irq. So an irq_eoi parent callback
is needed for children.
-Replace space by tabulation.
Signed-off-by: Ludovic Barre
---
drivers/pinctrl/stm32/pinctrl-stm32.c | 13 +++--
1 fi
From: Ludovic Barre
This patch adds suspend/resume feature for exti hierarchy domain.
-suspend function sets wake_active into imr of each banks
-resume function restores the mask_cache interrupt into
imr of each banks
Signed-off-by: Ludovic Barre
---
drivers/irqchip/irq-stm32-exti.c | 49
From: Ludovic Barre
Exti controller has been differently integrated on stm32mp1 SoC.
A parent irq has only one external interrupt Vs stm32f4: one parent irq
can have some external interrupts. On stm32mp1 hierachy domain could be used.
Handlers are call by parent, each parent interrupt could be ma
From: radek
- In stm32_exti_alloc function, discards irq_domain_set_info
with handle_simple_irq. This overwrite the setting defined while init
of generic chips. Exti controller manages edge irq type.
- Removes acking in chained irq handler as this is done by
irq_chip itself inside handle_ed
From: Ludovic Barre
This patch prepares functions which could be reused by
next variant of stm32 exti controller.
Signed-off-by: Ludovic Barre
---
drivers/irqchip/irq-stm32-exti.c | 91 +---
1 file changed, 58 insertions(+), 33 deletions(-)
diff --git a/dri
From: Ludovic Barre
This patch adds external interrupt (exti) support
on stm32mp157c SoC.
Signed-off-by: Ludovic Barre
---
arch/arm/boot/dts/stm32mp157c.dtsi | 7 +++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/boot/dts/stm32mp157c.dtsi
b/arch/arm/boot/dts/stm32mp157c.dtsi
inde
From: Ludovic Barre
This patch adds support of rising/falling pending registers.
Falling pending register (fpr) is needed for next revision.
Signed-off-by: Ludovic Barre
---
drivers/irqchip/irq-stm32-exti.c | 47 ++--
1 file changed, 36 insertions(+), 11 del
On Thu, 2018-04-26 at 16:19 +0200, Joerg Roedel wrote:
> Hi Toshi, Andrew,
>
> this patch(-set) is broken in several ways, please see below.
>
> On Wed, Mar 14, 2018 at 12:01:55PM -0600, Toshi Kani wrote:
> > Implement pud_free_pmd_page() and pmd_free_pte_page() on x86, which
> > clear a given pu
From: Ludovic Barre
This patch adds suspend feature.
-Use default irq_set_wake function to store wakeup request.
-Suspend function set wake_active into imr of each bank
and save rising/falling trigger registers.
-Resume function restore the mask_cache interrupt into
imr of each bank and restore
From: Ludovic Barre
This patch adds host and driver data structures to support
different stm32 exti controllers with variants.
Signed-off-by: Ludovic Barre
---
drivers/irqchip/irq-stm32-exti.c | 152 ++-
1 file changed, 104 insertions(+), 48 deletions(-)
di
On 4/26/2018 23:12, Johan Hovold wrote:
On Thu, Apr 26, 2018 at 06:40:46PM +0700, Lars Melin wrote:
On 4/26/2018 18:39, Lars Melin wrote:
On 4/26/2018 18:19, Bjørn Mork wrote:
Anyway, Qualcomm based designs are definitely handled by both drivers.
Using qcserial only makes sense if the interfac
Michal Hocko writes:
> I've had a patch to remove owner few years back. It needed some work
> to finish but maybe that would be a better than try to make
> non-scalable thing suck less.
I have a question. Would it be reasonable to just have a mm->memcg?
That would appear to be the simplest solu
On 04/23/2018 03:01 PM, Shuah Khan wrote:
On 04/23/2018 11:33 AM, Tom Hromatka wrote:
Add a selftest for the sparc64 privileged ADI driver. These
tests verify the read(), pread(), write(), pwrite(), and seek()
functionality of the driver. The tests also report simple
performance statistics:
On 04/26/2018 06:12 PM, Moritz Fischer wrote:
> Use devm_request_irq() instead of request_irq() to request the IRQ.
>
> Signed-off-by: Moritz Fischer
> ---
>
> Hi Lars,
>
> was there a specific reason not to use devm_request_irq() ?
Yes, it is wrong :)
This reorders the sequence in the remove
On 04/26/2018 06:12 PM, Moritz Fischer wrote:
> Request IRQ with IRQF_SHARED flag. This works since the interrupt
> handler already checks if there is an actual IRQ pending and returns
> IRQ_NONE otherwise.
>
> Signed-off-by: Moritz Fischer
Acked-by: Lars-Peter Clausen
Thanks.
> ---
> driver
Hi Ted,
Just triggered this on my test box:
[ 16.992068] BUG: sleeping function called from invalid context at
mm/slab.h:421
[ 17.001136] in_atomic(): 1, irqs_disabled(): 1, pid: 0, name: swapper/30
[ 17.009116] CPU: 30 PID: 0 Comm: swapper/30 Not tainted 4.17.0-rc2+ #665
[ 17.017092] Ha
On Thu, Apr 26, 2018 at 11:22:25PM +0700, Lars Melin wrote:
> On 4/26/2018 23:12, Johan Hovold wrote:
> > On Thu, Apr 26, 2018 at 06:40:46PM +0700, Lars Melin wrote:
> >> On 4/26/2018 18:39, Lars Melin wrote:
> >>> On 4/26/2018 18:19, Bjørn Mork wrote:
> Anyway, Qualcomm based designs are defi
On Thu, 2018-04-26 at 17:14 +0200, Joerg Roedel wrote:
> From: Joerg Roedel
>
> This reverts commit 28ee90fe6048fa7b7ceaeb8831c0e4e454a4cf89.
>
> This commit is broken for x86, as it unmaps the PTE and PMD
> pages and immediatly frees them without doing a TLB flush.
>
> Further this lacks synch
Hi,
On Thu, Apr 26, 2018 at 9:19 AM, Phil Edworthy
wrote:
> The DesignWare GPIO IP can be configured for either 1 interrupt or 1
> per GPIO in port A, but the driver currently only supports 1 interrupt.
> See the DesignWare DW_apb_gpio Databook description of the
> 'GPIO_INTR_IO' parameter.
>
> T
On 04/26, Chao Yu wrote:
> On 2018/4/26 23:48, Jaegeuk Kim wrote:
> > On 04/26, Chao Yu wrote:
> >> Thread A Thread B
> >> - f2fs_ioc_commit_atomic_write
> >> - commit_inmem_pages
> >> - f2fs_submit_merged_write_cond
> >> : write data
> >>
>
> On Wed, Apr 25, 2018 at 04:54:14PM +0530, Pankaj Gupta wrote:
> > This patch adds functionality to perform
> > flush from guest to hosy over VIRTIO
> > when 'ND_REGION_VIRTIO'flag is set on
> > nd_negion. Flag is set by 'virtio-pmem'
> > driver.
> >
> > Signed-off-by: Pankaj Gupta
> > ---
>
On Thu, Apr 26, 2018 at 06:45:32AM -0700, Guenter Roeck wrote:
> On Wed, Apr 25, 2018 at 10:37 PM, Vittorio Gambaletta (VittGam) <
> linuxb...@vittgam.net> wrote:
>
> > Hello,
> >
> > On 26/04/2018 00:57:34 CEST, Dmitry Torokhov wrote:
> > > On Wed, Apr 25, 2018 at 03:26:50PM -0700, Dmitry Torokho
Hi Lars,
On Thu, Apr 26, 2018 at 9:26 AM, Lars-Peter Clausen wrote:
> On 04/26/2018 06:12 PM, Moritz Fischer wrote:
>> Use devm_request_irq() instead of request_irq() to request the IRQ.
>>
>> Signed-off-by: Moritz Fischer
>> ---
>>
>> Hi Lars,
>>
>> was there a specific reason not to use devm_r
2018-04-26 14:07 GMT+02:00 Linus Walleij :
> On Tue, Apr 10, 2018 at 10:30 PM, Bartosz Golaszewski wrote:
>
>> Board files constitute a significant part of the users of the legacy
>> GPIO framework. In many cases they only export a line and set its
>> desired value. We could use GPIO hogs for that
On Wed, Apr 25, 2018 at 9:54 PM Stephen Rothwell
wrote:
> Hi Evan,
> On Thu, 26 Apr 2018 03:39:25 + Evan Green
wrote:
> >
> > Guenter and I had a fix for compile test here, which had failures that
> > looked similar:
> >
> > https://lkml.org/lkml/2018/4/18/752
> That looks like it could ve
> > +static void virtio_pmem_flush(VirtIODevice *vdev, VirtQueue *vq)
> > +{
> > +VirtQueueElement *elem;
> > +VirtIOPMEM *pmem = VIRTIO_PMEM(vdev);
> > +HostMemoryBackend *backend = MEMORY_BACKEND(pmem->memdev);
> > +int fd = memory_region_get_fd(&backend->mr);
> > +
> > +ele
Hi,
On 26/04/18 15:07, Icenowy Zheng wrote:
> The new Allwinner H6 SoC have 3 MMC controllers. The first and second
> ones are similar to the ones on A64, but the third one adds EMCE
> (Embedded Crypto Engine) support which does hardware transparent crypto
> on the eMMC.
>
> As we still do not ha
Hi,
On 26/04/18 15:07, Icenowy Zheng wrote:
> The Allwinner H6 SoC have 3 MMC controllers.
>
> Add device tree nodes for them.
>
> Signed-off-by: Icenowy Zheng
> ---
> arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 56
>
> 1 file changed, 56 insertions(+)
>
> dif
On 2018-04-18 12:51:37 [+0200], Alexandre Belloni wrote:
> Hi,
Hi,
please keep on Cc if you intend to repost this.
> This series gets back on the TCB drivers rework. It introduces a new driver to
> handle the clocksource and clockevent devices.
So you don't want the old thing we have in -RT. I
Hi,
On 26/04/18 15:07, Icenowy Zheng wrote:
> The Pine H64 board have a MicroSD slot connected to MMC0 controller of
> the H6 SoC and a eMMC slot connected to MMC2.
>
> Enable them in the device tree.
>
> Signed-off-by: Icenowy Zheng
> ---
> .../boot/dts/allwinner/sun50i-h6-pine-h64.dts |
On 4/26/2018 12:14 PM, Jiri Olsa wrote:
On Wed, Apr 25, 2018 at 10:58:43AM -0700, kan.li...@linux.intel.com wrote:
SNIP
-void parse_events__set_leader(char *name, struct list_head *list)
+/*
+ * Check if the two uncore PMUs are from the same uncore block
+ * The format of the uncore PMU name
Christian Brauner writes:
> On Tue, Apr 24, 2018 at 06:00:35PM -0500, Eric W. Biederman wrote:
>> Christian Brauner writes:
>>
>> > On Wed, Apr 25, 2018, 00:41 Eric W. Biederman
>> > wrote:
>> >
>> > Bah. This code is obviously correct and probably wrong.
>> >
>> > How do we deliver uevents
On 26 April 2018 at 14:06, Hans de Goede wrote:
> Sometimes it is useful to be able to dump the efi boot-services code and
> data. This commit adds these as debugfs-blobs to /sys/kernel/debug/efi,
> but only if efi=debug is passed on the kernel-commandline as this requires
> not freeing those memo
On 2018-04-18 12:51:38 [+0200], Alexandre Belloni wrote:
> diff --git a/include/soc/at91/atmel_tcb.h b/include/soc/at91/atmel_tcb.h
> new file mode 100644
> index ..d263ea677225
> --- /dev/null
> +++ b/include/soc/at91/atmel_tcb.h
…
> +static inline struct clk *tcb_clk_get(struct device
On 26 April 2018 at 14:06, Hans de Goede wrote:
> Hi All,
>
> Here is v4 of my patch-set to add support for EFI embedded fw to the kernel.
>
> Changes since v3:
> -Drop note in docs about EFI_FIRMWARE_VOLUME_PROTOCOL, it is not part of
> UEFI proper, so the EFI maintainers don't want us referring
The DU output table lists the port combinations for each supported DU
type. Newer models of R-Car Gen3 platforms have an increased string
length.
Increase the table indentation in preparation for supporting new target
types.
Signed-off-by: Kieran Bingham
---
.../bindings/display/renesas,du.txt
From: Takeshi Kihara
Enable the HDMI encoder for the M3N Salvator-X board and hook it up to
the HDMI connector.
Based on a similar patches of the the Salvator-X board
on the R8A7796 SoC device tree
by Laurent Pinchart
Signed-off-by: Takeshi Kihara
Signed-off-by: Kieran Bingham
---
.../boot/
The FCPs handle the interface between various IP cores and memory. Add
the instances related to the FDPs and VSP2s.
Based on a similar patch of the R8A7796 device tree
by Laurent Pinchart .
Signed-off-by: Takeshi Kihara
[Kieran: Rebase to top of tree]
Signed-off-by: Kieran Bingham
---
arch/arm
From: Takeshi Kihara
The DU1 external dot clock is provided by the fixed frequency clock
generator X21, while the DU0 and DU3 clocks are provided by the
programmable Versaclock6 clock generator.
Signed-off-by: Takeshi Kihara
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a779
The R8A77965 (M3-N) SoC provides VGA, HDMI and LVDS output.
This platform is unusual in that the VGA is connected to DU3 leaving DU2
unpopulated. This is reflected by the channel_mask accordingly.
Signed-off-by: Kieran Bingham
---
drivers/gpu/drm/rcar-du/rcar_du_drv.c | 29 +
The DU entity node has been previously added but only as a placeholder.
Populate the node with the properties to use the device.
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a77965.dtsi | 14 +-
1 file changed, 13 insertions(+), 1 deletion(-)
diff --git a/arch/arm
Include the r8a77965-sysc header to provide power domain enumerations
and definitions.
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a77965.dtsi | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a77965.dtsi
b/arch/arm64/boot/dts/renesas/r8a77965
Hi Peter,
On Thu, Apr 26, 2018 at 05:53:35PM +0200, Peter Zijlstra wrote:
> On Thu, Apr 26, 2018 at 11:34:19AM +0100, Will Deacon wrote:
> > @@ -290,58 +312,50 @@ void queued_spin_lock_slowpath(struct qspinlock
> > *lock, u32 val)
> > }
> >
> > /*
> > +* If we observe any contention
The SoC dtsi includes the generic renesas-cpg-mssr header, which does
not contain all of the relevant SoC specific definitions.
Adapt this to be the r8a77965 specific header.
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a77965.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 de
Add a selftest for the sparc64 privileged ADI driver. These
tests verify the read(), pread(), write(), pwrite(), and seek()
functionality of the driver. The tests also report simple
performance statistics:
Syscall CallAvgTime AvgSize
Count (ticks) (bytes)
--
ADI is a feature supported on SPARC M7 and newer processors to allow
hardware to catch rogue accesses to memory. ADI is supported for data
fetches only and not instruction fetches. An app can enable ADI on its
data pages, set version tags on them and use versioned addresses to
access the data pages
SPARC M7 and newer processors utilize ADI to version and
protect memory. This driver is capable of reading/writing
ADI/MCD versions from privileged user space processes.
Addresses in the adi file are mapped linearly to physical
memory at a ratio of 1:adi_blksz. Thus, a read (or write)
of offset K
On Tue, Apr 24, 2018 at 02:44:40PM +0100, Gustavo Pimentel wrote:
> Adds a seconds entry on the pci_epf_test_ids structure that disables the
"Add a second entry to..."
> linkup_notifier parameter on driver for the designware EP.
>
> This allows designware EPs that doesn't have linkup notificatio
On 25/04/18 23:35, Ruslan Bilovol wrote:
On Tue, Apr 24, 2018 at 8:24 PM, Jorge Sanjuan
wrote:
This adds support for the MIXER UNIT in UAC3. All the information
is obtained from the (HIGH CAPABILITY) Cluster's header. We don't
read the rest of the logical cluster to obtain the channel confi
The group objects assume linear indexing, and more so always assume that
channel 0 of any active group is used.
Now that the CRTC objects support non-linear indexing, adapt the groups
to remove assumptions that channel 0 is utilised in each group by using
the channel mask provided in the device st
The DU CRTC driver does not support distinguishing between a hardware
index, and a software (CRTC) index in the event that a DU channel might
not be populated by the hardware.
Support this by adapting the rcar_du_device_info structure to store a
bitmask of available channels rather than a count of
From: Takeshi Kihara
The DU1 external dot clock is provided by the fixed frequency clock
generator X21, while the DU0 and DU3 clocks are provided by the
programmable Versaclock5 clock generator.
Signed-off-by: Takeshi Kihara
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a779
From: Takeshi Kihara
This patch enables the HDMI encoder for the Salvator-X 2nd version board
on the R8A77965 SoC and hook it up to the HDMI connector.
Based on code of the Salvator-X 2nd version board
on the R8A7796 SoC device tree
by Geert Uytterhoeven
Signed-off-by: Takeshi Kihara
Signed-o
Add the HDMI encoder to the R8A77965 DT in disabled state.
Based on a similar patch of the R8A7796 device tree
by Laurent Pinchart .
Signed-off-by: Takeshi Kihara
[Kieran: Rebase to top of tree]
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a77965.dtsi | 28 ++
On Thu, Apr 26, 2018 at 9:40 AM, Pankaj Gupta wrote:
>
>>
>> On Wed, Apr 25, 2018 at 04:54:14PM +0530, Pankaj Gupta wrote:
>> > This patch adds functionality to perform
>> > flush from guest to hosy over VIRTIO
>> > when 'ND_REGION_VIRTIO'flag is set on
>> > nd_negion. Flag is set by 'virtio-pmem'
Ahem - this one seems to have lost it's commit message.
Apologies :)
--
Kieran
On 26/04/18 17:53, Kieran Bingham wrote:
> Signed-off-by: Kieran Bingham
> ---
> Documentation/devicetree/bindings/display/renesas,du.txt | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/Documentation/de
The r8a77965 has 4 VSP instances.
Based on a similar patch of the R8A7796 device tree
by Laurent Pinchart .
Signed-off-by: Takeshi Kihara
[Kieran: Rebased to top of tree, fixed sort orders]
Signed-off-by: Kieran Bingham
---
arch/arm64/boot/dts/renesas/r8a77965.dtsi | 44 +++
The naming of the fields for the ODPM signals in the DU extensional
function control register 6 (DEFR6) is incorrect against the data sheets
for both R-Car Gen2 and R-Car Gen3.
Rename the fields to match the datasheet.
Signed-off-by: Kieran Bingham
---
drivers/gpu/drm/rcar-du/rcar_du_group.c |
Signed-off-by: Kieran Bingham
---
Documentation/devicetree/bindings/display/renesas,du.txt | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/display/renesas,du.txt
b/Documentation/devicetree/bindings/display/renesas,du.txt
index a36a6e7ee54f..7c6854bd0a04 10
This patch adds pins, groups and functions for parallel RGB output
signals from DU. The HDMI and TCON pins are added to separate groups.
Based on a similar patch of the R8A7796 PFC driver by Niklas Söderlund
.
Signed-off-by: Takeshi Kihara
[Kieran: Rebase on top of tree]
Signed-off-by: Kieran Bi
On Thu, Apr 26, 2018 at 11:47:19AM -0500, Eric W. Biederman wrote:
> Christian Brauner writes:
>
> > On Tue, Apr 24, 2018 at 06:00:35PM -0500, Eric W. Biederman wrote:
> >> Christian Brauner writes:
> >>
> >> > On Wed, Apr 25, 2018, 00:41 Eric W. Biederman
> >> > wrote:
> >> >
> >> > Bah. Th
On Thu, Apr 26, 2018 at 03:54:27PM +0200, Thomas Gleixner wrote:
> +#!/usr/bin/env python
> +# SPDX-License-Identifier: GPL2.0
You didn't run the tool on itself :)
Other than that, looks good, if you fix the above line feel free to add:
Reviewed-by: Greg Kroah-Hartman
Christian Brauner writes:
> On Thu, Apr 26, 2018 at 11:47:19AM -0500, Eric W. Biederman wrote:
>> Christian Brauner writes:
>>
>> > On Tue, Apr 24, 2018 at 06:00:35PM -0500, Eric W. Biederman wrote:
>> >> Christian Brauner writes:
>> >>
>> >> > On Wed, Apr 25, 2018, 00:41 Eric W. Biederman
On 26/04/18 10:26, Ruslan Bilovol wrote:
On Tue, Apr 24, 2018 at 9:02 PM, Takashi Iwai wrote:
On Tue, 24 Apr 2018 19:24:41 +0200,
Jorge Sanjuan wrote:
v2 fixes:
- If/else statements braces style fixes.
- Add wrapping function to mixer unit code.
- Make connectors control kctl struct c
> >
> >>
> >> On Wed, Apr 25, 2018 at 04:54:14PM +0530, Pankaj Gupta wrote:
> >> > This patch adds functionality to perform
> >> > flush from guest to hosy over VIRTIO
> >> > when 'ND_REGION_VIRTIO'flag is set on
> >> > nd_negion. Flag is set by 'virtio-pmem'
> >> > driver.
> >> >
> >> > Signed-of
>
> Dan Williams writes:
>
> > [ adding Jeff directly since he has also been looking at
> > infrastructure to track when MAP_SYNC should be disabled ]
> >
> > On Wed, Apr 25, 2018 at 7:21 AM, Dan Williams
> > wrote:
> >> On Wed, Apr 25, 2018 at 4:24 AM, Pankaj Gupta wrote:
> >>> This patch ad
This commit fixes incorrect setting of reset bits for PCI/VGA and
PECI modules.
1. Reset bit for PCI/VGA is 8.
2. PECI reset bit is missing so added bit 10 as its reset bit.
Signed-off-by: Jae Hyun Yoo
Fixes: 15ed8ce5f84e ("clk: aspeed: Register gated clocks")
Cc: stable
---
drivers/clk/clk-as
On Thu, Apr 26, 2018 at 04:21:19PM +, Kani, Toshi wrote:
> All pages under the pmd had been unmapped and then lazy TLB purged with
> INVLPG before coming to this code path. Speculation is not allowed to
> pages without mapping.
CPUs have not only TLBs, but also page-walk caches which cache
in
Pankaj Gupta writes:
>> Ideally, qemu (seabios?) would advertise a platform capabilities
>> sub-table that doesn't fill in the flush bits.
>
> Could you please elaborate on this, how its related to disabling
> MAP_SYNC? We are not doing entire nvdimm device emulation.
My mistake. If you're not
On Thu, Apr 26, 2018 at 3:31 AM, Anson Huang wrote:
> I searched the mail I sent, I can NOT found where I said "MAX7310 controls
> the ethernet phy"
Initially you passed: pinctrl-assert-gpios = <&max7322 0
GPIO_ACTIVE_HIGH> inside the fec1 node.
Then I explained that 'pinctrl-assert-gpios
2018-04-20 18:51 GMT+02:00 Herbert Xu :
> On Mon, Apr 09, 2018 at 03:54:45PM +0200, Salvatore Mesoraca wrote:
>> v2:
>> As suggested by Herbert Xu, the blocksize and alignmask checks
>> have been moved to crypto_check_alg.
>> So, now, all the other separate checks are not necessar
Hey Rui,
On Tue, Apr 24, 2018 at 09:25:45PM +0800, Zhang Rui wrote:
> Hi, Eduardo,
>
> On 五, 2018-04-20 at 09:18 -0700, Eduardo Valentin wrote:
> > Hello Linus,
> >
> > Here are a couple of fixes on thermal subsystem.
> > Please consider pulling from
> >
> > git://git.kernel.org/pub/scm/linux
On 4/17/2018 1:09 PM, Alexandru Gagniuc wrote:
On errors reported from CPER, cper_print_bits() was used to log the
AER bits. This resulted in hard-to-understand messages, without a
prefix. Instead use __aer_print_error() for both native AER and CPER
to provide a more consistent log format.
Signe
On Thu, Apr 26, 2018 at 3:57 AM, Anson Huang wrote:
> The 'phy-supply' is for enabling/disabling phy regulator, but here the
> MAX7322 IO0 is NOT for
> enabling/disabling PHY regulator, it is for IO voltage switch between 1.5V
> and 1.8V, our ENET
> IO can work with both 1.5V and 1.8V, so any c
On Thu, Apr 26, 2018 at 03:53:58PM +0900, Tetsuo Handa wrote:
> Oh, pull request was already sent. Should be merged shortly.
>
> https://marc.info/?l=linux-kernel&m=152472466201090&w=2
More testing, either before or after merging, would be greatly
appreciated. One of the challenges is that there
PCI fixes:
- fix Aardvark MRRS setting (Evan Wang)
- clarify "bandwidth available" link status message (Jakub Kicinski)
- update Kirin GPIO name to fix probe failure (Loic Poulain)
- fix Aardvark IRQ usage (Victor Gu)
- fix Aardvark config accessor issues (Victor Gu)
The following
Linus,
Following tracing fixes:
- Add workqueue forward declaration (for new work, but a nice clean up)
- seftest fixes for the new histogram code
- Print output fix for hwlat tracer
- Fix missing system call events - due to change in x86 syscall naming
- Fix kprobe address being used b
From: Ahbong Chang
Without this forward declaration compile may fail if this header is
included only for registering other probe event without struct
pool_workqueue.
Link: http://lkml.kernel.org/r/20180416023626.139915-1-cwahb...@google.com
Reviewed-by: Todd Poynor
Signed-off-by: Ahbong Chang
101 - 200 of 1210 matches
Mail list logo
