Around Thu 18 Jan 2018 12:08:32 -0800 or thereabout, Guenter Roeck wrote:
> On Thu, Jan 18, 2018 at 08:52:56PM +0100, Corentin Labbe wrote:
>> Since AVR32 is gone, this driver is useless.
>>
>
> Quite true.
>
>> Signed-off-by: Corentin Labbe
>
> Reviewed-by: Guenter Roeck
Acked-by: Hans-Chri
From: Colin Ian King
Variable oob_len is assigned and never read, hence it is redundant and
can be removed.
Cleans up clang warnings:
drivers/mtd/nand/marvell_nand.c:1356:6: warning: Value stored to 'oob_len'
during its initialization is never read
drivers/mtd/nand/marvell_nand.c:1369:4: warnin
Good Day,
How are u doing today ? Apologies! I am a military woman ,seeking
your kind assistance to move the sum of ($7M USD) to you, as far
as i can be assured that my money will be safe in your care until
i complete my service here in Afghanistan and come over next
month.
This is legitimate, and
Around Thu 18 Jan 2018 21:08:46 +0100 or thereabout, Corentin Labbe wrote:
> Since PLATFORM_AT32AP is an AVR32 platform which was removed, the
> rtc driver rtc-at32ap700x is useless.
> This patch remove it.
>
> Signed-off-by: Corentin Labbe
Acked-by: Hans-Christian Noren Egtvedt
> ---
> drive
Hi Serge,
On 18/01/18 20:18, Serge Semin wrote:
On Thu, Jan 18, 2018 at 12:03:03PM -0800, Florian Fainelli
wrote:
On 01/17/2018 02:23 PM, Serge Semin wrote:
It is useful to have the kernel virtual memory layout printed
at boot time so to have the full information about the booted
kernel. I
On Thu, Jan 18, 2018 at 01:13:15PM +, shufan_lee(李書帆) wrote:
> > +
> > +#include "rt1711h.h"
>
> Why a .h file for a single .c file?
>
> Is the suggestion to move all content in rt1711h.h into rt1711h.c?
If it can be, sure, you only need a .h file for things that are shared
among other .c fi
Herzlichen Glückwunsch, Sie haben 650.000 Euro in den monatlichen Gewinnspielen
von Euro Millions / Google Promo am 12. Januar 2018 gewonnen.
Kontaktieren Sie unseren Schadenbearbeiter mit den folgenden Informationen
1. Vollständiger Name
2. Adresse
3. Sex
4. Alter
5. Beruf
6. Telefon
Kelvin Au
At 01/19/2018 03:21 PM, Baoquan He wrote:
On 01/19/18 at 02:42pm, Dou Liyang wrote:
Hi Baoquan,
At 01/05/2018 12:39 PM, Baoquan He wrote:
[...]
/*
- * Not an __init, needed by kexec/kdump code.
- * For safety IO-APIC and Local APIC need be cleared before this.
+ * In legacy irq mode, full
Hi,
On Friday 19 January 2018 11:55 AM, Chen-Yu Tsai wrote:
> Hi Kishon,
>
> On Mon, Jan 15, 2018 at 11:06 PM, Hermann Lauer
> wrote:
>> On Wed, Jan 03, 2018 at 04:49:44PM +0800, Icenowy Zheng wrote:
>>> Allwinner R40 features a USB PHY like the one in A64, but with 3 PHYs.
>>>
>>> Add support f
* Andy Shevchenko wrote:
> On Wed, 2018-01-17 at 19:34 +0200, Andy Shevchenko wrote:
> > When switching to ACPI HW reduced platforms we still want to
> > initialize timers.
> > Override acpi_reduced_hw_init() to achieve that.
>
> Just realized, that it may annihilate the other acpi_reduced_hw_i
On 01/19/18 at 02:45pm, Sergey Senozhatsky wrote:
> On (01/18/18 10:02), Andi Kleen wrote:
> > Dave Young writes:
> > > printk("%sHardware name: %s\n",
> > > log_lvl, dump_stack_arch_desc_str);
> > > + if (kexec_crash_loaded())
> > > + printk("%skdump kernel load
Am 19.01.2018 um 06:39 schrieb He, Roger:
Basically the idea is right to me.
1. But we need smaller granularity to control the contribution to OOM badness.
Because when the TTM buffer resides in VRAM rather than evict to system
memory, we should not take this account into badness.
B
Commit b7ce40cff0b9 ("kernfs: cache atomic_write_len in
kernfs_open_file") changes type of local variable 'len' from ssize_t
to size_t. This change caused that the *ppos value is updated also
when the previous write callback failed.
Mentioned snippet:
...
len = ops->write(...); <- return value can
Around Thu 18 Jan 2018 11:55:43 -0800 or thereabout, Dmitry Torokhov wrote:
> On Thu, Jan 18, 2018 at 08:48:24PM +0100, Corentin Labbe wrote:
>> On Thu, Jan 18, 2018 at 11:20:17AM -0800, Dmitry Torokhov wrote:
>> > On Thu, Jan 18, 2018 at 07:58:11PM +0100, Corentin Labbe wrote:
>> > > Since AVR32 a
Hi Keith
Thanks for your time to look into this.
On 01/19/2018 04:01 PM, Keith Busch wrote:
> On Thu, Jan 18, 2018 at 06:10:00PM +0800, Jianchao Wang wrote:
>> Hello
>>
>> Please consider the following scenario.
>> nvme_reset_ctrl
>> -> set state to RESETTING
>> -> queue reset_work
>>
Since AVR32 arch is gone, atmel-wm97xx driver is useless.
Remove it.
Signed-off-by: Corentin Labbe
---
drivers/input/touchscreen/Kconfig| 15 --
drivers/input/touchscreen/Makefile | 1 -
drivers/input/touchscreen/atmel-wm97xx.c | 436 ---
3 files chan
On Thu 18-01-18 12:01:32, Eric Anholt wrote:
> Michal Hocko writes:
>
> > On Thu 18-01-18 18:00:06, Michal Hocko wrote:
> >> On Thu 18-01-18 11:47:48, Andrey Grodzovsky wrote:
> >> > Hi, this series is a revised version of an RFC sent by Christian König
> >> > a few years ago. The original RFC ca
Hi Shu-Fan,
On Fri, Jan 19, 2018 at 05:48:02AM +, shufan_lee(?) wrote:
> Hi Jun,
>
> For now, RT1711H is not fully compatible with TCPCI. So the existing tcpci.c
> may not work for it.
The datasheet for RT1711H does talk about TCPCi and TCPM+TCPC [1].
What are the differences tha
From: Eric Biggers
Memslots must not overlap in guest physical memory, since otherwise some
guest physical addresses will not uniquely map to a memslot. Yet, the
overlap check in __kvm_set_memory_region() allows a memslot that
overlaps one of the "private" memslots, e.g. the memslot reserved for
Christophe Leroy writes:
> In preparation for the following patch which will fix an issue on
> the 8xx by re-using the 'slices', this patch enhances the
> 'slices' implementation to support 32 bits CPUs.
>
> On PPC32, the address space is limited to 4Gbytes, hence only the low
> slices will be us
[removed the broken quoting - please try to use an email client which
doesn't mess up the qouted text]
On Fri 19-01-18 06:01:26, He, Roger wrote:
[...]
> I think you are misunderstanding here.
> Actually for now, the memory in TTM Pools already has mm_shrink which is
> implemented in ttm_pool_mm_
On 18.01.2018 20:43, Andrei Vagin wrote:
> On Mon, Nov 20, 2017 at 09:32:08PM +0300, Kirill Tkhai wrote:
>> Hi,
>>
>> there is the second version of patchset introducing net_sem
>> instead of net_mutex. The patchset adds net_sem in addition
>> to net_mutex and allows pernet_operations to be async.
Christophe Leroy writes:
> On the 8xx, the page size is set in the PMD entry and applies to
> all pages of the page table pointed by the said PMD entry.
>
> When an app has some regular pages allocated (e.g. see below) and tries
> to mmap() a huge page at a hint address covered by the same PMD en
在 2018/1/19 15:57, Christian Borntraeger 写道:
On 01/19/2018 07:29 AM, QingFeng Hao wrote:
在 2018/1/17 17:48, Martin Schwidefsky 写道:
Clear all user space registers on entry to the kernel and all KVM guest
registers on KVM guest exit if the register does not contain either a
parameter or a res
On (01/19/18 16:16), Dave Young wrote:
> On 01/19/18 at 02:45pm, Sergey Senozhatsky wrote:
> > On (01/18/18 10:02), Andi Kleen wrote:
> > > Dave Young writes:
> > > > printk("%sHardware name: %s\n",
> > > >log_lvl, dump_stack_arch_desc_str);
> > > > +
Christophe Leroy writes:
> While the implementation of the "slices" address space allows
> a significant amount of high slices, it limits the number of
> low slices to 16 due to the use of a single u64 low_slices_psize
> element in struct mm_context_t
>
> On the 8xx, the minimum slice size is the
Commit-ID: a912a7584ec39647fb032c1001eb69746f27b1d3
Gitweb: https://git.kernel.org/tip/a912a7584ec39647fb032c1001eb69746f27b1d3
Author: Andy Shevchenko
AuthorDate: Wed, 17 Jan 2018 19:34:08 +0200
Committer: Ingo Molnar
CommitDate: Fri, 19 Jan 2018 09:15:42 +0100
x86/platform/intel-mid:
On (01/19/18 16:16), Dave Young wrote:
> I thought about adding an option to improve printk_delay so it can
> delay every n lines, eg. 25 rows. Maybe that idea works for this
> issue?
/* sent the message too soon */
printk_delay() has no effect there. it limits only printk()->vprintk_emit()
and w
Am 18.01.2018 um 21:01 schrieb Eric Anholt:
Michal Hocko writes:
[SNIP]
But files are not killable, they can be shared... In other words this
doesn't help the oom killer to make an educated guess at all.
Maybe some more context would help the discussion?
Thanks for doing this. Wanted to rep
On 01/19/2018 12:33 AM, Gustavo A. R. Silva wrote:
> Return statements in functions returning bool should use
> true/false instead of 1/0.
>
> This issue was detected with the help of Coccinelle.
>
> Signed-off-by: Gustavo A. R. Silva
> ---
> net/smc/smc.h | 2 +-
> 1 file changed, 1 insertio
On Fri, Jan 19, 2018 at 04:14:02PM +0800, jianchao.wang wrote:
> On 01/19/2018 04:01 PM, Keith Busch wrote:
> > The nvme_dev_disable routine makes forward progress without depending on
> > timeout handling to complete expired commands. Once controller disabling
> > completes, there can't possibly b
Am 19.01.2018 um 09:20 schrieb Michal Hocko:
On Thu 18-01-18 12:01:32, Eric Anholt wrote:
Michal Hocko writes:
On Thu 18-01-18 18:00:06, Michal Hocko wrote:
On Thu 18-01-18 11:47:48, Andrey Grodzovsky wrote:
Hi, this series is a revised version of an RFC sent by Christian König
a few years
On 01/19/18 at 05:28pm, Sergey Senozhatsky wrote:
> On (01/19/18 16:16), Dave Young wrote:
> > On 01/19/18 at 02:45pm, Sergey Senozhatsky wrote:
> > > On (01/18/18 10:02), Andi Kleen wrote:
> > > > Dave Young writes:
> > > > > printk("%sHardware name: %s\n",
> > > > >
On 19/01/2018 01:02, Dan Williams wrote:
> Commit 75f139aaf896 "KVM: x86: Add memory barrier on vmcs field lookup"
> added a raw 'asm("lfence");' to prevent a bounds check bypass of
> 'vmcs_field_to_offset_table'. This does not work for some AMD cpus, see
> the 'ifence' helper,
The code never runs
Le 19/01/2018 à 09:24, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
In preparation for the following patch which will fix an issue on
the 8xx by re-using the 'slices', this patch enhances the
'slices' implementation to support 32 bits CPUs.
On PPC32, the address space is limited to 4
On Thu, 2018-01-18 at 16:28 +0100, Thomas Gleixner wrote:
> The machine check idtentry uses an indirect branch directly from the low
> level code. This evades the speculation protection.
>
> Replace it by a direct call into C code and issue the indirect call there
> so the compiler can apply the p
Le 19/01/2018 à 09:26, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
On the 8xx, the page size is set in the PMD entry and applies to
all pages of the page table pointed by the said PMD entry.
When an app has some regular pages allocated (e.g. see below) and tries
to mmap() a huge pag
Le 19/01/2018 à 09:30, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
While the implementation of the "slices" address space allows
a significant amount of high slices, it limits the number of
low slices to 16 due to the use of a single u64 low_slices_psize
element in struct mm_context_
On 19/01/2018 at 08:27:33 +0100, Hans-Christian Noren Egtvedt wrote:
> Around Thu 18 Jan 2018 21:08:46 +0100 or thereabout, Corentin Labbe wrote:
> > Since PLATFORM_AT32AP is an AVR32 platform which was removed, the
> > rtc driver rtc-at32ap700x is useless.
> > This patch remove it.
> >
> > Signed
Hi Dave,
a pull request to net-next tree for 4.16. This should be the last pull
request in this cycle, unless Linus releases -rc9 of course. Only few
patches so should be an easy one. Please let me know if there are any
problems.
Kalle
The following changes since commit 79d891c1bbb6573cef31dbc20
On 2018/01/18 07:51, Alexander Duyck wrote:
> On Wed, Jan 17, 2018 at 10:50 PM, Benjamin Poirier wrote:
> > It was reported that emulated e1000e devices in vmware esxi 6.5 Build
> > 7526125 do not link up after commit 4aea7a5c5e94 ("e1000e: Avoid receiver
> > overrun interrupt bursts", v4.15-rc1).
2018-01-19 16:18 GMT+08:00 Eric Biggers :
> From: Eric Biggers
>
> Memslots must not overlap in guest physical memory, since otherwise some
> guest physical addresses will not uniquely map to a memslot. Yet, the
> overlap check in __kvm_set_memory_region() allows a memslot that
> overlaps one of
Hi Heikki,
For example, the flow of tcpci_init is a little bit different.
In tcpci_init, there are more parameters need to be set for RT1711H.
Best Regards,
*
Shu-Fan Lee
Richtek Technology Corporation
TEL: +886-3-5526789 #2359
FAX: +886-3-5526612
*
On 01/19/2018 02:14 PM, Christophe LEROY wrote:
Le 19/01/2018 à 09:24, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
In preparation for the following patch which will fix an issue on
the 8xx by re-using the 'slices', this patch enhances the
'slices' implementation to support 32 bits
Hi Keith
Thanks for your kindly and detailed response and patch.
On 01/19/2018 04:42 PM, Keith Busch wrote:
> On Fri, Jan 19, 2018 at 04:14:02PM +0800, jianchao.wang wrote:
>> On 01/19/2018 04:01 PM, Keith Busch wrote:
>>> The nvme_dev_disable routine makes forward progress without depending on
>
Hello ,
It’s hard to believe it right??? Facebook celebrates its 14th year anniversary.
That means 14-years ago, I, Mark Zuckerberg and my pals were in our Harvard
dorm rooms making history,
launching what would become the largest social network of all time, now rolling
in billions of do
On Mon, Jan 15, 2018 at 10:06:06AM -0800, Shannon Nelson wrote:
> On 1/14/2018 1:39 AM, yoss...@mellanox.com wrote:
> > From: Yossef Efraim
> >
> > This patch adds ESN support to IPsec device offload.
> > Adding new xfrm device operation to synchronize device ESN.
> >
> > Signed-off-by: Yossef E
From: Srinivas Pandruvada
Export lpit_read_residency_count_address(), so that it can be used from
drivers built as module. With the recent changes, the builtin_pci
functionality of the intel_pmc_core driver is removed and now it can be
built as a module to read this exported interface to calculat
On 2018-01-19 10:14, Sinan Kaya wrote:
On 1/18/2018 11:23 PM, p...@codeaurora.org wrote:
On 2018-01-18 23:33, Sinan Kaya wrote:
On 1/18/2018 1:00 PM, p...@codeaurora.org wrote:
I think you would put into include/linux/pci.h only if there is an
external
use of constant outside of drivers/pci di
From: Srinivas Pandruvada
Read SLP_S0 address from ACPI LPIT table when present and use PMC
specific SLP_S0 offset to get the base address of PMC MMIO.
Signed-off-by: Rajneesh Bhardwaj
Signed-off-by: Srinivas Pandruvada
---
drivers/platform/x86/intel_pmc_core.c | 9 -
1 file changed,
From: Srinivas Pandruvada
The Only use of PCI device enumeration here is to get the PMC base address
which is a fixed value i.e. 0xFE00. On some platforms this can be read
through a non standard PCI BAR. But after Kabylake, PMC is not exposed as a
PCI device anymore. There are other non stand
When on a platform if we can't show MPHY and PLL status, don't even bother
to create a debugfs entry as it will fail anyway. In fact unless OEM builds
a special BIOS for test, it will fail on every production system.
This will help to add future platform support where we can't support these
entrie
This series is the successor to
https://www.spinics.net/lists/platform-driver-x86/msg14524.html and adds
support for Intel Coffeelake and Cannonlake SoCs.
This also presents an alternative to https://lkml.org/lkml/2017/11/17/876
and introduces Cannonlake SoC to intel-family.h
The following patche
Use ICPU macro to refactor code related to x86_cpu_id for better
readability.
Suggested-by: Andriy Shevchenko
Signed-off-by: Srinivas Pandruvada
Signed-off-by: Rajneesh Bhardwaj
---
drivers/platform/x86/intel_pmc_core.c | 15 +++
1 file changed, 7 insertions(+), 8 deletions(-)
dif
On Fri, 2018-01-19 at 01:13 +0900, Masami Hiramatsu wrote:
> Masami Hiramatsu (3):
> retpoline: Introduce start/end markers of indirect thunk
> kprobes/x86: Blacklist indirect thunk functions for kprobes
> kprobes/x86: Disable optimizing on the function jumps to indirect thunk
Fo
Add CPUID of Cannonlake (CNL) processors to Intel family list.
Cc: Dave Hansen
Cc: Thomas Gleixner
cc: Ingo Molnar
Cc: "H. Peter Anvin"
Cc: x...@kernel.org
Suggested-by: Tony Luck
Signed-off-by: Megha Dey
Signed-off-by: Rajneesh Bhardwaj
---
arch/x86/include/asm/intel-family.h | 6 ++
This adds support for Cannonlake PCH which is used by Cannonlake and
Coffeelake SoCs.
Signed-off-by: Srinivas Pandruvada
Signed-off-by: Rajneesh Bhardwaj
---
drivers/platform/x86/intel_pmc_core.c | 85 +++
drivers/platform/x86/intel_pmc_core.h | 11 +
2 files
There's no need to be printing a raw kernel pointer to the kernel log at
every boot. So just remove it, and change the whole message to use the
correct dev_info() call at the same time.
Reported-by: Wang Qize
Cc: stable
Signed-off-by: Greg Kroah-Hartman
diff --git a/drivers/acpi/sbshc.c b/dri
Intel CoffeeLake SoC uses CPU ID of KabyLake but has Cannonlake PCH, so in
this case PMC register details from Cannonlake PCH must be used.
In order to identify whether the given platform is Coffeelake, scan for the
Sunrisepoint PMC PCI Id.
KBL CPUID SPT PCIID
--
2018-01-19 17:01 GMT+08:00 Wanpeng Li :
> 2018-01-19 16:18 GMT+08:00 Eric Biggers :
>> From: Eric Biggers
>>
>> Memslots must not overlap in guest physical memory, since otherwise some
>> guest physical addresses will not uniquely map to a memslot. Yet, the
>> overlap check in __kvm_set_memory_re
On 01/19/2018 02:29 PM, Christophe LEROY wrote:
Le 19/01/2018 à 09:30, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
While the implementation of the "slices" address space allows
a significant amount of high slices, it limits the number of
low slices to 16 due to the use of a single
Le 19/01/2018 à 10:02, Aneesh Kumar K.V a écrit :
On 01/19/2018 02:14 PM, Christophe LEROY wrote:
Le 19/01/2018 à 09:24, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
In preparation for the following patch which will fix an issue on
the 8xx by re-using the 'slices', this patch en
On 01/19/2018 02:37 PM, Christophe LEROY wrote:
Le 19/01/2018 à 10:02, Aneesh Kumar K.V a écrit :
On 01/19/2018 02:14 PM, Christophe LEROY wrote:
Le 19/01/2018 à 09:24, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
In preparation for the following patch which will fix an issue
Thank you Ted,
On Wed, 2018-01-17 at 13:05 -0500, Theodore Ts'o wrote:
> On Wed, Jan 17, 2018 at 02:38:59PM +, André Draszik wrote:
> > > > [...]
> > >
> > > Please be very clear about exactly what security properties are
> > > achieved
> > > by
> > > using encrypted-keys.
> >
> > I've left
On 01/19/18 at 04:06pm, Dou Liyang wrote:
>
>
> At 01/19/2018 03:21 PM, Baoquan He wrote:
> > On 01/19/18 at 02:42pm, Dou Liyang wrote:
> > > Hi Baoquan,
> > >
> > > At 01/05/2018 12:39 PM, Baoquan He wrote:
> > > [...]
> > > >/*
> > > > - * Not an __init, needed by kexec/kdump code.
> > > >
On 18/01/18 23:33, Brian Norris wrote:
> Hi,
>
> On Sat, Jan 13, 2018 at 06:10:52PM +, Marc Zyngier wrote:
>> On Fri, 12 Jan 2018 21:24:18 +,
>> Derek Basehore wrote:
>>>
>>> Some platforms power off GIC logic in S3, so we need to save/restore
>>
>> S3 is a not a GIC concept, and is only v
Hi Steven,
> /* Called from hardirq context */
> -static void try_to_push_tasks(void *arg)
> +void rto_push_irq_work_func(struct irq_work *work)
> {
> - struct rt_rq *rt_rq = arg;
> - struct rq *rq, *src_rq;
> - int this_cpu;
> + struct rq *rq;
> int cpu;
>
> -
Hi,
On Fri, Jan 19, 2018 at 09:01:24AM +, shufan_lee(?|) wrote:
> Hi Heikki,
>
> For example, the flow of tcpci_init is a little bit different.
> In tcpci_init, there are more parameters need to be set for RT1711H.
Different init parameters is really not a reason for a fork of the
dr
This series adds support for Socionext audio system for
UniPhier LD11/LD20 SoCs. This driver supports I2S output
for Line-In, Line-Out and S/PDIF output.
UniPhier AIO DAI driver provides sound devices such as I2S, S/PDIF.
Since the AIO has mixed register map for those I/Os, it is hard to
split reg
This patch adds DT binding documentation for UniPhier
AIO audio subsystem.
Acked-by: Rob Herring
Signed-off-by: Katsuhiro Suzuki
---
.../devicetree/bindings/sound/uniphier,aio.txt | 36 ++
1 file changed, 36 insertions(+)
create mode 100644 Documentation/devicetree/bind
This patch adds audio controller, codec and simple card node of
UniPhier AIO sound system for LD11/20 SoCs.
Signed-off-by: Katsuhiro Suzuki
---
.../boot/dts/socionext/uniphier-ld11-global.dts| 72 ++
arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi | 31 ++
.../
This patch adds compress audio node for S/PDIF on UniPhier LD11/20
global boards. And adds settings of AIO for it.
Signed-off-by: Katsuhiro Suzuki
---
.../boot/dts/socionext/uniphier-ld11-global.dts| 30 +-
.../boot/dts/socionext/uniphier-ld20-global.dts| 30 +
This patch adds CPU DAI driver for UniPhier AIO audio sound system.
This module provides PCM devices for all input/output port of AIO
such as I2S, S/PDIF.
Signed-off-by: Katsuhiro Suzuki
---
Changes in v2:
- Change license comment style to C++ from C
- Add error checks
- Fix typo in erro
This patch adds supports for UniPhier AIO DMA.
This module shared register area with all sound devices for
I2S, S/PDIF and so on. Since the AIO has mixed register map
for those I/Os, it is hard to split register areas for each
sound devices.
Signed-off-by: Katsuhiro Suzuki
---
Changes in v2:
This patch adds codec node for TI TAS571x on UniPhier LD11/20
global boards. And adds settings of AIO for speaker out.
Signed-off-by: Katsuhiro Suzuki
---
.../boot/dts/socionext/uniphier-ld11-global.dts | 20
.../boot/dts/socionext/uniphier-ld20-global.dts | 20 +++
This patch adds common functions for UniPhier AIO audio sound
system. This provides commonly used APIs for input/output control
registers for UniPhier AIO.
This module provides all sound devices for I2S, S/PDIF and so on.
Since the AIO has mixed register map for those I/Os, it is hard
to split reg
This patch adds support for UniPhier AIO sound driver
which is included in UniPhier LD11/LD20 SoCs.
Signed-off-by: Katsuhiro Suzuki
---
Changes in v2:
- Change license comment style to C++ from C
- Expose clocking to userspace
- Add settings for compress audio
---
sound/soc/uniphier/Kcon
This patch adds support of UniPhier AIO compress audio.
For passing through compress audio to S/PDIF.
Signed-off-by: Katsuhiro Suzuki
---
sound/soc/uniphier/Kconfig| 1 +
sound/soc/uniphier/Makefile | 2 +-
sound/soc/uniphier/aio-compress.c | 440 +++
The AXP223 PMIC, like the AXP221, does not generate VBUS change
interrupts when N_VBUSEN is used to drive VBUS for the OTG port
on the board.
This was not noticed until recently, as most A23/A33 boards use
a GPIO pin that does not support interrupts for OTG ID detection.
This forces the driver to
On 2018-01-19 09:39 AM, Christian König wrote:
> Am 19.01.2018 um 09:20 schrieb Michal Hocko:
>> On Thu 18-01-18 12:01:32, Eric Anholt wrote:
>>> Michal Hocko writes:
>>>
On Thu 18-01-18 18:00:06, Michal Hocko wrote:
> On Thu 18-01-18 11:47:48, Andrey Grodzovsky wrote:
>> Hi, this ser
If CONFIG_PCI=n and CONFIG_PCI_DRA7XX_EP=y, the build fails with:
drivers/pci/dwc/pci-dra7xx.c:229:11: error: 'pci_irqd_intx_xlate'
undeclared here (not in a function)
When building drivers/pci/dwc/pci-dra7xx.c without CONFIG_PCI,
gcc is usually smart enough to realize that RC specific code
i
hi, Ming Lei:
is there any config/flag to disable cache_firmware for specific
driver/device ?
--
Best regards
Kassey
add correct email for Ming Lei
On Fri, Jan 19, 2018 at 5:39 PM, Kassey wrote:
> hi, Ming Lei:
>is there any config/flag to disable cache_firmware for specific
> driver/device ?
> --
> Best regards
> Kassey
--
Best regards
Kassey
Le 19/01/2018 à 10:13, Aneesh Kumar K.V a écrit :
On 01/19/2018 02:37 PM, Christophe LEROY wrote:
Le 19/01/2018 à 10:02, Aneesh Kumar K.V a écrit :
On 01/19/2018 02:14 PM, Christophe LEROY wrote:
Le 19/01/2018 à 09:24, Aneesh Kumar K.V a écrit :
Christophe Leroy writes:
In prepar
On (01/19/18 16:42), Dave Young wrote:
[..]
> > [I'm not entirely sure I see why do we have printk_delay() in
> >vprintk_emit()... I mean I probably can see some reasoning behind
> >it, but at the same it makes sense to slow down console_unlock()
> >as well]
>
> Looks like I am the guy
Hi Alex,
> -Original Message-
> From: Alex Williamson [mailto:alex.william...@redhat.com]
> Sent: Thursday, January 18, 2018 12:05 AM
> To: Shameerali Kolothum Thodi
> Cc: eric.au...@redhat.com; pmo...@linux.vnet.ibm.com;
> k...@vger.kernel.org; linux-kernel@vger.kernel.org; Linuxarm
> ;
> -Original Message-
> From: Alex Williamson [mailto:alex.william...@redhat.com]
> Sent: Thursday, January 18, 2018 12:05 AM
> To: Shameerali Kolothum Thodi
> Cc: eric.au...@redhat.com; pmo...@linux.vnet.ibm.com;
> k...@vger.kernel.org; linux-kernel@vger.kernel.org; Linuxarm
> ; John Gar
Hi Max
Thanks for your kindly comment and response.
On 01/18/2018 06:17 PM, Max Gurtovoy wrote:
>
> On 1/18/2018 12:10 PM, Jianchao Wang wrote:
>> After Sagi's commit (nvme-rdma: fix concurrent reset and reconnect),
>> both nvme-fc/rdma have following pattern:
>> RESETTING - quiesce blk-mq qu
On (01/17/18 20:13), Rasmus Villemoes wrote:
[..]
> >> Hmm, how does one have git commit not remove the C preprocessor at the
> >> start of the module?
> >
> > Probably just add a space in front of the entire program.
>
> If you use at least git 2.0.0 [1], set commit.cleanup to "scissors".
> Some
On 18.01.2018 22:31, Marek Vasut wrote:
> On 01/18/2018 07:34 PM, Kamil Konieczny wrote:
>> Export and import are mandatory in async hash. As drivers were
>> rewritten, drop empty wrappers and correct init of ahash transformation.
>
> Are you moving checks from the core subsystem to drivers ? This
On 1/19/2018 12:12 AM, Florian Fainelli wrote:
Broadcom tags inserted by Broadcom switches put a 4 byte header after
the MAC SA and before the EtherType, which may look like some sort of 0
length LLC/SNAP packet (tcpdump and wireshark do think that way). With
ACS enabled in stmmac the packets wer
Hey Andy,
On Wed, Jan 17, 2018 at 10:10:23AM -0800, Andy Lutomirski wrote:
> On Wed, Jan 17, 2018 at 1:18 AM, Joerg Roedel wrote:
> > Just read up on vm86 mode control transfers and the stack layout then.
> > Looks like I need to check for eflags.vm=1 and copy four more registers
> > from/to the
On Wed, Jan 17, 2018 at 10:12:32AM -0800, Andy Lutomirski wrote:
> I would optimize for simplicity, not speed. You're already planning
> to write to CR3, which is serializing, blows away the TLB, *and* takes
> the absurdly large amount of time that the microcode needs to blow
> away the TLB.
Okay
On Wed, Jan 17, 2018 at 03:43:14PM -0800, Andy Lutomirski wrote:
> On Tue, Jan 16, 2018 at 8:36 AM, Joerg Roedel wrote:
> > #ifdef CONFIG_X86_PAE
> > .globl initial_pg_pmd
> > initial_pg_pmd:
> > .fill 1024*KPMDS,4,0
> > + .fill PTI_USER_PGD_FILL,4,0
>
> Couldn't this be simplifi
Am 19.01.2018 um 10:32 schrieb Michel Dänzer:
On 2018-01-19 09:39 AM, Christian König wrote:
Am 19.01.2018 um 09:20 schrieb Michal Hocko:
On Thu 18-01-18 12:01:32, Eric Anholt wrote:
Michal Hocko writes:
On Thu 18-01-18 18:00:06, Michal Hocko wrote:
On Thu 18-01-18 11:47:48, Andrey Grodzov
On 2018-01-19 10:58 AM, Christian König wrote:
> Am 19.01.2018 um 10:32 schrieb Michel Dänzer:
>> On 2018-01-19 09:39 AM, Christian König wrote:
>>> Am 19.01.2018 um 09:20 schrieb Michal Hocko:
On Thu 18-01-18 12:01:32, Eric Anholt wrote:
> Michal Hocko writes:
>
>> On Thu 18-01-1
On Thu, Jan 18, 2018 at 06:22:13PM +0100, Michal Hocko wrote:
> On Thu 18-01-18 18:40:26, Kirill A. Shutemov wrote:
> [...]
> > + /*
> > +* Make sure that pages are in the same section before doing pointer
> > +* arithmetics.
> > +*/
> > + if (page_to_section(pvmw->page) != page_to_
Otherwise, Linux will not recognize precalibrated_tsc_khz and disable
the tsc as clocksource.
Signed-off-by: Jan Kiszka
---
arch/x86/kernel/jailhouse.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/x86/kernel/jailhouse.c b/arch/x86/kernel/jailhouse.c
index 7ade152133c7..2b7ebbe9043d 1
Limiting the scan width to the known last bus via the command line can
accelerate the boot noteworthy.
Signed-off-by: Jan Kiszka
---
arch/x86/kernel/jailhouse.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/arch/x86/kernel/jailhouse.c b/arch/x86/kernel/jailhouse.c
index
On Wed, Jan 17, 2018 at 03:52:41PM +0200, yoss...@mellanox.com wrote:
> From: Yossi Kuperman
>
> Current code configures the hardware with a new SA before the state has been
> fully initialized. During this time interval, an incoming ESP packet can cause
> a crash due to a NULL dereference. More
1 - 100 of 703 matches
Mail list logo
