On Thu, Jun 02, 2016 at 03:28:40PM -0700, Stephen Boyd wrote:
> On 05/12, Andy Gross wrote:
> > +
> > +#define MAX_QCOM_SCM_ARGS 10
> > +#define MAX_QCOM_SCM_RETS 3
> > +
> > +#define QCOM_SCM_ARGS_IMPL(num, a, b, c, d, e, f, g, h, i, j, ...) (\
> > + (((a) & 0x3) << 4) | \
> >
On 05/12, Andy Gross wrote:
> +
> +#define MAX_QCOM_SCM_ARGS 10
> +#define MAX_QCOM_SCM_RETS 3
> +
> +#define QCOM_SCM_ARGS_IMPL(num, a, b, c, d, e, f, g, h, i, j, ...) (\
> +(((a) & 0x3) << 4) | \
> +(((b) & 0x3) << 6) | \
> +
On Thu 12 May 20:46 PDT 2016, Andy Gross wrote:
> From: Kumar Gala
>
> Add an implementation of the SCM interface that works on ARM64 SoCs. This
> is used by things like determine if we have HDCP support or not on the
> system.
>
> Signed-off-by: Kumar Gala
> Signed-off-by: Andy Gross
Revie
From: Kumar Gala
Add an implementation of the SCM interface that works on ARM64 SoCs. This
is used by things like determine if we have HDCP support or not on the
system.
Signed-off-by: Kumar Gala
Signed-off-by: Andy Gross
---
drivers/firmware/qcom_scm-32.c | 4 +
drivers/firmware/qcom_scm-
4 matches
Mail list logo