On Tue, Jan 30, 2018 at 1:41 AM, Greg KH wrote:
> On Mon, Jan 29, 2018 at 08:08:11PM -0600, Richard Gong wrote:
>> Hi Greg,
>>
>> Many thanks for your reviews.
>>
>>
>> On 01/25/2018 10:53 AM, Greg KH wrote:
>> > On Thu, Jan 25, 2018 at 10:39:03AM -0600, richard.g...@linux.intel.com
>> > wrote:
>
On Mon, Jan 29, 2018 at 08:08:11PM -0600, Richard Gong wrote:
> Hi Greg,
>
> Many thanks for your reviews.
>
>
> On 01/25/2018 10:53 AM, Greg KH wrote:
> > On Thu, Jan 25, 2018 at 10:39:03AM -0600, richard.g...@linux.intel.com
> > wrote:
> > > From: Richard Gong
> > >
> > > Intel Stratix10 So
Hi Greg,
Many thanks for your reviews.
On 01/25/2018 10:53 AM, Greg KH wrote:
On Thu, Jan 25, 2018 at 10:39:03AM -0600, richard.g...@linux.intel.com wrote:
From: Richard Gong
Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard
processor system (HPS) and Secure Device M
On Thu, Jan 25, 2018 at 10:39:03AM -0600, richard.g...@linux.intel.com wrote:
> From: Richard Gong
>
> Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard
> processor system (HPS) and Secure Device Manager (SDM). SDM is the hardware
> which does the FPGA configuration, QSPI,
From: Richard Gong
Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard
processor system (HPS) and Secure Device Manager (SDM). SDM is the hardware
which does the FPGA configuration, QSPI, Crypto and warm reset.
When the FPGA is configured from HPS, there needs to be a way f
5 matches
Mail list logo