Re: [PATCH v5 1/4] pwm: add CSR SiRFSoc PWM driver

2014-07-24 Thread Barry Song
2014-07-16 9:55 GMT+08:00 Huayi Li : > PWM controller of CSR SiRFSoC can generate 7 independent outputs. Each output > duty cycle can be adjusted by setting the corresponding wait & hold registers. > There are 6 external channels (0 to 5) and 1 internal channel (6). > Supports a wide frequency rang

[PATCH v5 1/4] pwm: add CSR SiRFSoc PWM driver

2014-07-15 Thread Huayi Li
PWM controller of CSR SiRFSoC can generate 7 independent outputs. Each output duty cycle can be adjusted by setting the corresponding wait & hold registers. There are 6 external channels (0 to 5) and 1 internal channel (6). Supports a wide frequency range: the source clock divider can be from 2 up