On Thu, Mar 01, 2018 at 11:32:32AM +, Andre Przywara wrote:
> Hi,
>
> On 01/03/18 10:32, Maxime Ripard wrote:
> > On Wed, Feb 28, 2018 at 11:19:11AM -0600, Samuel Holland wrote:
> >> Hi,
> >>
> >> On 02/28/18 02:32, Maxime Ripard wrote:
> >>> On Tue, Feb 27, 2018 at 08:27:14PM -0600, Samuel Ho
Hi,
On 01/03/18 10:32, Maxime Ripard wrote:
> On Wed, Feb 28, 2018 at 11:19:11AM -0600, Samuel Holland wrote:
>> Hi,
>>
>> On 02/28/18 02:32, Maxime Ripard wrote:
>>> On Tue, Feb 27, 2018 at 08:27:14PM -0600, Samuel Holland wrote:
+ /*
+ * The failure path should not disable the clock
On Wed, Feb 28, 2018 at 11:19:11AM -0600, Samuel Holland wrote:
> Hi,
>
> On 02/28/18 02:32, Maxime Ripard wrote:
> > On Tue, Feb 27, 2018 at 08:27:14PM -0600, Samuel Holland wrote:
> >> + /*
> >> + * The failure path should not disable the clock or assert the reset,
> >> + * because the PSCI
On Thu, Mar 1, 2018 at 12:26 AM, Samuel Holland wrote:
> On 02/28/18 12:14, Jassi Brar wrote:
>> On Wed, Feb 28, 2018 at 11:21 PM, Samuel Holland wrote:
>>> Hi,
>>>
>>> On 02/28/18 03:16, Jassi Brar wrote:
On Wed, Feb 28, 2018 at 7:57 AM, Samuel Holland
wrote:
> +/*
On 02/28/18 12:14, Jassi Brar wrote:
> On Wed, Feb 28, 2018 at 11:21 PM, Samuel Holland wrote:
>> Hi,
>>
>> On 02/28/18 03:16, Jassi Brar wrote:
>>> On Wed, Feb 28, 2018 at 7:57 AM, Samuel Holland wrote:
>>>
>>>
+/*
+ * The message box hardware provides 8 unidirectional channels. A
On Wed, Feb 28, 2018 at 11:21 PM, Samuel Holland wrote:
> Hi,
>
> On 02/28/18 03:16, Jassi Brar wrote:
>> On Wed, Feb 28, 2018 at 7:57 AM, Samuel Holland wrote:
>>
>>
>>> +/*
>>> + * The message box hardware provides 8 unidirectional channels. As the
>>> mailbox
>>> + * framework expects th
Hi,
On 02/28/18 03:16, Jassi Brar wrote:
> On Wed, Feb 28, 2018 at 7:57 AM, Samuel Holland wrote:
>
>
>> +/*
>> + * The message box hardware provides 8 unidirectional channels. As the
>> mailbox
>> + * framework expects them to be bidirectional
>>
> That is incorrect. Mailbox framework doe
Hi,
On 02/28/18 02:32, Maxime Ripard wrote:
> On Tue, Feb 27, 2018 at 08:27:14PM -0600, Samuel Holland wrote:
>> +/*
>> + * The failure path should not disable the clock or assert the reset,
>> + * because the PSCI implementation in firmware relies on this device
>> + * being funct
On Wed, Feb 28, 2018 at 7:57 AM, Samuel Holland wrote:
> +/*
> + * The message box hardware provides 8 unidirectional channels. As the
> mailbox
> + * framework expects them to be bidirectional
>
That is incorrect. Mailbox framework does not require a channel to be
TX and RX capable.
You s
On Tue, Feb 27, 2018 at 08:27:14PM -0600, Samuel Holland wrote:
> + /*
> + * The failure path should not disable the clock or assert the reset,
> + * because the PSCI implementation in firmware relies on this device
> + * being functional. Claiming the clock in this driver is req
Recent Allwinner sunxi SoCs contain a "hardware message box" used for
communication between the ARM CPUs and the ARISC management processor
(the platform's equivalent of the ARM SCP). Add a driver for it, so it
can be used for SCPI or other communication protocols.
The hardware contains 8 unidirec
11 matches
Mail list logo
