On Wed, Jun 01, 2016 at 11:43:37PM +0200, Gerd Hoffmann wrote:
> From: Eric Anholt
>
> We were leaving them in the power on state (or the state the firmware
> had set up for some client, if we were taking over from them). The
> boot state was 30 core clocks, when we actually want to sample some
From: Eric Anholt
We were leaving them in the power on state (or the state the firmware
had set up for some client, if we were taking over from them). The
boot state was 30 core clocks, when we actually want to sample some
time after (to make sure that the new input bit has actually arrived).
S
2 matches
Mail list logo