mit.sem...@linaro.org;
> christian.koe...@amd.com
> Subject: Re: [PATCH 03/22] keembay-ipc: Add Keem Bay IPC module
>
> On Thu, Dec 10, 2020 at 06:38:24PM +, Daniele Alessandrelli wrote:
> > On Tue, 2020-12-08 at 20:48 +0100, Greg KH wrote:
> > > On Tue, Dec 08, 2020
On Thu, Dec 10, 2020 at 06:38:24PM +, Daniele Alessandrelli wrote:
> On Tue, 2020-12-08 at 20:48 +0100, Greg KH wrote:
> > On Tue, Dec 08, 2020 at 06:59:09PM +, Daniele Alessandrelli wrote:
> > > Hi Greg,
> > >
> > > Thanks for your feedback.
> > >
> > > On Wed, 2020-12-02 at 07:19 +0100,
On Tue, 2020-12-08 at 20:48 +0100, Greg KH wrote:
> On Tue, Dec 08, 2020 at 06:59:09PM +, Daniele Alessandrelli wrote:
> > Hi Greg,
> >
> > Thanks for your feedback.
> >
> > On Wed, 2020-12-02 at 07:19 +0100, Greg KH wrote:
> > > On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.co
Hi Greg,
Thanks for your feedback.
On Wed, 2020-12-02 at 07:19 +0100, Greg KH wrote:
> On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> > From: Daniele Alessandrelli
> >
> > On the Intel Movidius SoC code named Keem Bay, communication between the
> > Computing Sub-Syste
On Tue, Dec 08, 2020 at 06:59:09PM +, Daniele Alessandrelli wrote:
> Hi Greg,
>
> Thanks for your feedback.
>
> On Wed, 2020-12-02 at 07:19 +0100, Greg KH wrote:
> > On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> > > From: Daniele Alessandrelli
> > >
> > > On the
...@wdc.com; dragan.cve...@xilinx.com; cor...@lwn.net;
> > leonard.cres...@nxp.com; palmerdabb...@google.com;
> > paul.walms...@sifive.com; peng@nxp.com; robh...@kernel.org;
> > shawn...@kernel.org; linux-kernel@vger.kernel.org; Alessandrelli, Daniele
> > ; Iyer, Su
merdabb...@google.com;
> paul.walms...@sifive.com; peng@nxp.com; robh...@kernel.org;
> shawn...@kernel.org; linux-kernel@vger.kernel.org; Alessandrelli, Daniele
> ; Iyer, Sundar
> Subject: Re: [PATCH 03/22] keembay-ipc: Add Keem Bay IPC module
>
> On Fri, Dec 04, 2020 at 07:35:17PM -080
On Fri, Dec 04, 2020 at 07:35:17PM -0800, mark gross wrote:
> On Wed, Dec 02, 2020 at 08:01:18PM +0100, Greg KH wrote:
> > On Wed, Dec 02, 2020 at 09:42:00AM -0800, mark gross wrote:
> > > On Wed, Dec 02, 2020 at 07:16:20AM +0100, Greg KH wrote:
> > > > On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr
On Wed, Dec 02, 2020 at 08:01:18PM +0100, Greg KH wrote:
> On Wed, Dec 02, 2020 at 09:42:00AM -0800, mark gross wrote:
> > On Wed, Dec 02, 2020 at 07:16:20AM +0100, Greg KH wrote:
> > > On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> > > > --- a/MAINTAINERS
> > > > +++ b/M
On Wed, Dec 02, 2020 at 09:42:00AM -0800, mark gross wrote:
> On Wed, Dec 02, 2020 at 07:16:20AM +0100, Greg KH wrote:
> > On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> > > --- a/MAINTAINERS
> > > +++ b/MAINTAINERS
> > > @@ -8955,6 +8955,14 @@ M: Deepak Saxena
> > > S:
On Wed, Dec 02, 2020 at 07:16:20AM +0100, Greg KH wrote:
> On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> > --- a/MAINTAINERS
> > +++ b/MAINTAINERS
> > @@ -8955,6 +8955,14 @@ M: Deepak Saxena
> > S: Maintained
> > F: drivers/char/hw_random/ixp4xx-rng.c
> >
> > +INT
On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> From: Daniele Alessandrelli
>
> On the Intel Movidius SoC code named Keem Bay, communication between the
> Computing Sub-System (CSS), i.e., the CPU, and the Multimedia Sub-System
> (MSS), i.e., the VPU is enabled by the Ke
On Tue, Dec 01, 2020 at 02:34:52PM -0800, mgr...@linux.intel.com wrote:
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -8955,6 +8955,14 @@ M: Deepak Saxena
> S: Maintained
> F: drivers/char/hw_random/ixp4xx-rng.c
>
> +INTEL KEEM BAY IPC DRIVER
> +M: Daniele Alessandrelli
> +M: Mark
From: Daniele Alessandrelli
On the Intel Movidius SoC code named Keem Bay, communication between the
Computing Sub-System (CSS), i.e., the CPU, and the Multimedia Sub-System
(MSS), i.e., the VPU is enabled by the Keem Bay Inter-Processor
Communication (IPC) mechanism.
Add the driver for using Ke
From: Daniele Alessandrelli
On the Intel Movidius SoC code named Keem Bay, communication between the
Computing Sub-System (CSS), i.e., the CPU, and the Multimedia Sub-System
(MSS), i.e., the VPU is enabled by the Keem Bay Inter-Processor
Communication (IPC) mechanism.
Add the driver for using Ke
15 matches
Mail list logo