On 12/22, Sylwester Nawrocki wrote:
> Mike,
>
> On 22/12/15 19:44, Mike Turquette wrote:
> > This is superseded by the pull request found in Message-ID:
> > <5671a456.9030...@samsung.com>, correct?
>
> The two pull requests are based on same branch, first 2 comm
On 12/17, Krzysztof Kozlowski wrote:
> On 17.12.2015 02:23, Sylwester Nawrocki wrote:
> > Krzysztof,
> >
> > On 09/12/15 14:36, Krzysztof Kozlowski wrote:
> >> W dniu 09.12.2015 o 19:14, Sylwester Nawrocki pisze:
> Adding Stephen and linux-clk at Cc.
>
> On 09/12/15 05:49, Krzysztof
On Mon, May 4, 2015 at 4:27 PM, Rafael J. Wysocki wrote:
> On Monday, May 04, 2015 03:10:37 PM Michael Turquette wrote:
>> This series implements an event-driven cpufreq governor that scales cpu
>> frequency as a function of cfs runqueue utilization. The intent of this RFC
>> is
>> to get some di
On Wed, Apr 15, 2015 at 12:47 PM, Michael Welling wrote:
> On Wed, Apr 15, 2015 at 09:43:30PM +0300, Tero Kristo wrote:
>> On 04/15/2015 05:09 PM, Michael Welling wrote:
>> >On Wed, Apr 15, 2015 at 09:34:48AM +0300, Tero Kristo wrote:
>> >>On 04/15/2015 12:17 AM, Michael Welling wrote:
>> >>>Greet
Hi Stephen R.,
Stephen Boyd has kindly agreed to co-maintain the clk framework with
me and we have shared commit access to a new git tree at kernel.org:
https://git.kernel.org/cgit/linux/kernel/git/clk/linux.git/
Can you update linux-next to pull from this tree instead of the
git.linaro.org addr
Quoting Viresh Kumar (2015-03-05 00:59:50)
> On 5 March 2015 at 13:12, Sascha Hauer wrote:
> > We have clk_set_parent for changing the parent and clk_set_rate to
> > change the rate. Use the former for changing the parent and the latter
> > for changing the rate. What you are interested in is chan
Quoting Viresh Kumar (2015-03-05 03:02:06)
> On 5 March 2015 at 16:21, Sascha Hauer wrote:
> > Given the variance of different SoCs I don't think it makes sense
> > to try to handle all these cases. Instead the cpufreq-dt driver
> > should just call clk_set_rate() on the CPU clock with the desired
Quoting Boris Brezillon (2015-03-02 01:18:16)
> The irq line used by the PMC block is shared with several peripherals
> including the init timer which is registering its handler with
> IRQF_NO_SUSPEND.
> Implement the appropriate suspend/resume callback for the PMC irqchip,
> and inform irq core th
Quoting Stephen Boyd (2015-03-09 12:05:34)
> On 03/09/15 02:58, Philipp Zabel wrote:
> > Am Freitag, den 06.03.2015, 11:40 -0800 schrieb Stephen Boyd:
> >> On 03/06/15 11:28, Uwe Kleine-König wrote:
> >>> Hello Mike,
> >>>
> >>> On Fri,
Quoting Ray Jui (2015-03-06 12:07:13)
> Hi Mike,
>
> On 3/6/2015 11:55 AM, Mike Turquette wrote:
> > Quoting Sascha Hauer (2015-02-26 00:43:19)
> >> On Wed, Feb 25, 2015 at 11:42:44PM -0800, Ray Jui wrote:
> >>> On 2/25/2015 10:51 PM, Sascha Hauer wrote:
>
Quoting Sascha Hauer (2015-02-26 00:43:19)
> On Wed, Feb 25, 2015 at 11:42:44PM -0800, Ray Jui wrote:
> > On 2/25/2015 10:51 PM, Sascha Hauer wrote:
> > > On Wed, Feb 25, 2015 at 10:13:15PM -0800, Ray Jui wrote:
> > >> Hi Sascha,
> > >>
> > >> On 2/25/2015 9:54 PM, Sascha Hauer wrote:
> > >>> Hi Ra
Quoting Lee Jones (2015-03-04 04:00:03)
> Mike,
>
> Do you want me to resend this set with Robert's Reviewed-by applied,
> or are you happy to apply it yourself?
No need for the resend. I am hoping for a final review from a DT human.
This approach looks fine to me. In practice I think it is rest
Quoting Uwe Kleine-König (2015-02-21 02:40:22)
> Hello,
>
> TLDR: only apply patch 1 and rip of CLK_DIVIDER_ROUND_CLOSEST.
>
> I stared at clk-divider.c for some time now given Sascha's failing test
> case. I found a fix for the failure (which happens to be what Sascha
> suspected).
>
> The othe
Quoting Stephen Boyd (2015-02-25 16:13:15)
> On 02/24/15 02:39, Heiko Stübner wrote:
> > Commit bca9690b9426 ("clk: divider: Make generic for usage elsewhere")
> > returned only the divider value for read-only dividers instead of the
> > actual rate.
> >
> > Fixes: bca9690b9426 ("clk: divider: Make
Quoting Geert Uytterhoeven (2015-03-04 01:56:42)
> On Fri, Feb 27, 2015 at 6:42 PM, Stephen Boyd wrote:
> > The problem is the patch was written before struct clk_core moved into
> > the clk.c file and then applied after it moved. So before the move the
> > order of includes would cause the struct
Quoting Chanwoo Choi (2015-02-27 16:52:59)
> Dear Mike and Sylwester,
>
> Gently ping.
Hello,
I'll merge this into clk-next towards 4.1 later this week. v3.19 was
released on February 8, so this merge request came too late for
inclusion into 4.0.
Regards,
Mike
>
> Best Regards,
> Chanwoo Choi
Quoting Stephen Boyd (2015-02-23 13:30:28)
> PXO is 25MHz, not 27MHz. Fix the table.
>
> Fixes: 24d8fba44af3 "clk: qcom: Add support for IPQ8064's global
> clock controller (GCC)"
>
> Signed-off-by: Stephen Boyd
Applied to clk-next.
Regards,
Mike
> ---
> drivers/clk/qcom/gcc-ipq806x.c | 2 +-
On Thu, Feb 26, 2015 at 1:09 AM, Krzysztof Kozlowski
wrote:
> On czw, 2015-02-26 at 13:14 +1100, Stephen Rothwell wrote:
>> Hi Mike,
>>
>> After merging the clk tree, today's linux-next build (x86_64 allmodconfig)
>> failed like this:
>>
>> drivers/clk/clk.c: In function 'clk_disable_unused_subtre
Quoting Philipp Zabel (2015-02-03 01:42:34)
> Am Montag, den 02.02.2015, 14:11 -0800 schrieb Stephen Boyd:
> > If a driver calls clk_set_parent(clk, parent) and parent is the
> > current parent of clk we shouldn't fail in any case.
> > Unfortunately if clk is a read-only mux we return -ENOSYS
> > b
Quoting Stephen Boyd (2015-02-02 14:37:41)
> It's useful to have tracepoints around operations that change the
> hardware state so that we can debug clock hardware performance
> and operations. Four basic types of events are supported: on/off
> events for enable, disable, prepare, unprepare that on
Quoting Stephen Boyd (2015-02-02 14:09:43)
> If a clock's clk_ops doesn't have the set_phase op set we should
> return an error from clk_set_phase(). This way clock consumers
> know that when they tried to set a phase it didn't work, as
> opposed to the current behavior where the return value is 0
Quoting Stephen Boyd (2015-02-02 11:42:55)
> On 02/02/15 05:37, Heikki Krogerus wrote:
> > If the divider or multiplier values values are 0 in the
>
> s/values//
>
> > register, bypassing the divider and returning the parent
> > clock rate in clk_fd_recalc_rate().
> >
> > Signed-off-by: Heikki Kr
Quoting Stephen Boyd (2015-02-02 11:42:55)
> On 02/02/15 05:37, Heikki Krogerus wrote:
> > If the divider or multiplier values values are 0 in the
>
> s/values//
>
> > register, bypassing the divider and returning the parent
> > clock rate in clk_fd_recalc_rate().
> >
> > Signed-off-by: Heikki Kr
Quoting Stephen Boyd (2015-01-29 15:38:10)
> A couple of small fixes found while testing the audio clock control
> on apq8064.
Applied to clk-fixes.
Regards,
Mike
>
> Stephen Boyd (3):
> clk: qcom: lcc-msm8960: Fix slimbus n and m val offsets
> clk: qcom: lcc-msm8960: Fix PLL rate detection
Quoting Stephen Boyd (2015-01-28 12:49:32)
> On 01/27/15 23:00, kbuild test robot wrote:
> > drivers/clk/qcom/lcc-ipq806x.c:465:3-8: No need to set .owner here. The
> > core will do it.
> >
> > Remove .owner field if calls are used which set it automatically
> >
> > Generated by: scripts/coccinel
Quoting Stephen Boyd (2015-01-28 12:51:05)
> On 01/27/15 23:11, kbuild test robot wrote:
> > drivers/clk/qcom/lcc-msm8960.c:577:3-8: No need to set .owner here. The
> > core will do it.
> >
> > Remove .owner field if calls are used which set it automatically
> >
> > Generated by: scripts/coccinel
Quoting Mark Brown (2015-01-18 05:41:24)
> On Sun, Jan 18, 2015 at 11:54:56AM +0100, Krzysztof Kozlowski wrote:
> > W dniu 18.01.2015 o 07:30, Tomasz Figa pisze:
>
> > >So, the question is, do we actually have hardware that _really_
> > >requires _actual_ preparation or all the clk_prepare_enable(
Quoting Krzysztof Kozlowski (2015-01-09 00:28:10)
> Add lockdep asserts for holding the prepare_lock to all functions
> marking this as a requirement in description. Add this to private and
> exported functions so all locking misuse could be detected during
> debugging.
>
> Signed-off-by: Krzyszto
Quoting Lee Jones (2015-02-25 07:48:08)
> On Wed, 25 Feb 2015, Rob Herring wrote:
>
> > On Mon, Feb 23, 2015 at 11:23 AM, Mike Turquette
> > wrote:
> > > Quoting Lee Jones (2015-02-18 08:15:00)
> > >> Much h/w contain clocks which if turned off would prove
Quoting Lee Jones (2015-02-18 08:15:00)
> Much h/w contain clocks which if turned off would prove fatal. The
> only way to recover is to restart the board(s). This driver takes
> references to clocks which are required to be always-on in order to
> prevent the common clk framework from trying to
The following changes since commit e36f014edff70fc02b3d3d79cead1d58f289332e:
Linux 3.19-rc7 (2015-02-01 20:07:21 -0800)
are available in the git repository at:
https://git.linaro.org/people/mike.turquette/linux.git tags/clk-for-linus-3.20
for you to fetch changes up to ec02ace8ca0a50eef430d
Quoting Russell King - ARM Linux (2015-02-16 03:27:24)
> On Fri, Feb 13, 2015 at 07:57:13PM +0100, Sascha Hauer wrote:
> > I agree that it's a bit odd, but I think it has to be like this.
> > Consider that you request a rate of 100Hz, but the clock can only
> > produce 99.5Hz, so due to rounding cl
Quoting Tomeu Vizoso (2015-02-06 06:13:01)
> We don't really need to recalculate the effective rate of a clock when a
> per-user clock is removed, if the constraints of the later aren't
> limiting the requested rate.
>
> This was causing problems with clocks that never had a rate set before,
> as
Quoting Lee Jones (2015-02-19 04:13:04)
> On Thu, 19 Feb 2015, Sascha Hauer wrote:
>
> > On Thu, Feb 19, 2015 at 08:43:49AM +, Lee Jones wrote:
> > > On Thu, 19 Feb 2015, Sascha Hauer wrote:
> > >
> > > > > > Looks okay to me now.
> > > > > >
> > > > > > Acked-by: Lee Jones
> > > > > >
> >
Quoting Stephen Boyd (2015-02-06 11:30:18)
> On 02/06/15 05:39, Russell King - ARM Linux wrote:
> > On Thu, Feb 05, 2015 at 05:35:28PM -0800, Stephen Boyd wrote:
> >
> >> From what I can tell this code is
> >> now broken because we made all clk getting functions (there's quite a
> >> few...) return
Quoting Fabio Estevam (2015-02-12 13:12:37)
> On Thu, Feb 12, 2015 at 6:30 PM, Stefan Wahren wrote:
> > Revert commit 039e59707507 (clk: mxs: Fix invalid 32-bit access to frac
> > registers), because it leads to a faulty spi communication on mx28evk.
> >
> > Signed-off-by: Stefan Wahren
> > Repor
Quoting Stephen Boyd (2015-02-13 08:39:10)
> On 02/13/15 05:34, Tomeu Vizoso wrote:
> > They were added to this function by mistake when they were added to the
> > clk_ops.determine_rate callback.
> >
> > Fixes: 1c8e600440c7 ("clk: Add rate constraints to clocks")
> > Signed-off-by: Tomeu Vizoso
>
Quoting Stephen Boyd (2015-02-06 11:42:43)
> of_clk_get_by_clkspec() returns a struct clk pointer but it
> doesn't create a new handle for the consumers when we're using
> the common clock framework. Instead it just returns whatever the
> clk provider hands out. When the consumers go to call clk_pu
Quoting Marek Vasut (2015-02-10 14:07:51)
> On Tuesday, February 10, 2015 at 10:54:52 PM, Fabio Estevam wrote:
> > Hi Stefan,
> >
> > On Tue, Feb 10, 2015 at 7:24 PM, Stefan Wahren
> > wrote:
> > > thanks this is very helpful. I built the linux-next for my Duckbill and
> > > add the SSP2 section
Quoting Laurent Pinchart (2015-02-05 09:19:14)
> Hi Sergei,
>
> On Thursday 05 February 2015 01:14:46 Sergei Shtylyov wrote:
> > On 02/05/2015 01:04 AM, Sergei Shtylyov wrote:
> > > Anyone may call clk_round_rate() with a zero rate value, so we have to
> > > protect against that.
> > >
Quoting Wolfram Sang (2015-02-04 09:32:34)
> On Wed, Feb 04, 2015 at 01:27:21PM +0100, Geert Uytterhoeven wrote:
> > Anyone may call clk_round_rate() with a zero rate value, so we have to
> > protect against that.
> >
> > Signed-off-by: Geert Uytterhoeven
>
> Acked-by: Wolfram Sang
>
> I agree
Quoting Sergei Shtylyov (2015-02-04 09:45:14)
> Hello.
>
> On 02/04/2015 08:32 PM, Wolfram Sang wrote:
>
> >> Anyone may call clk_round_rate() with a zero rate value, so we have to
> >> protect against that.
>
> >> Signed-off-by: Geert Uytterhoeven
>
> > Acked-by: Wolfram Sang
>
> > I agree
Quoting Fabio Estevam (2015-01-30 11:28:32)
> On Fri, Jan 30, 2015 at 5:20 PM, Stefan Wahren wrote:
> > According to i.MX23 and i.MX28 reference manual [1],[2] the fractional
> > clock control register is 32-bit wide, but is separated in 4 parts.
> > So write instructions must not apply to more th
Quoting Stephen Rothwell (2015-02-02 21:31:40)
> Hi Mike,
>
> Today's linux-next merge of the clk tree got a conflict in
> arch/arm/mach-omap2/cclock3xxx_data.c between commit ca662ee7b8a8
> ("ARM: OMAP2+: Remove unused ti81xx platform init code") from the
> arm-soc tree and commit d6540b193719 ("
Quoting Stephen Boyd (2015-02-02 14:35:59)
> On 02/02/15 13:31, Julia Lawall wrote:
> >
> > On Mon, 2 Feb 2015, Stephen Boyd wrote:
> >
> >> Julia,
> >>
> >> Is there a way we can write a coccinelle script to check for this? The
> >> goal being to find all drivers that are comparing struct clk poin
Quoting Tony Lindgren (2015-02-02 12:44:02)
> * Tero Kristo [150202 11:35]:
> > On 02/01/2015 11:24 PM, Mike Turquette wrote:
> > >Quoting Tomeu Vizoso (2015-01-23 03:03:30)
> > >
> > >AFAICT this doesn't break anything, but booting on OMAP3+ results in
Quoting Tero Kristo (2015-02-02 11:32:01)
> On 02/01/2015 11:24 PM, Mike Turquette wrote:
> > Quoting Tomeu Vizoso (2015-01-23 03:03:30)
> >> Moves clock state to struct clk_core, but takes care to change as little
> >> API as
> >> possible.
> >>
>
Quoting Steven Rostedt (2015-02-02 08:00:33)
> On Fri, 30 Jan 2015 16:16:11 -0800
> Stephen Boyd wrote:
>
> > It's useful to have tracepoints around operations that change the
> > hardware state so that we can debug clock hardware performance
> > and operations. Four basic types of events are sup
Quoting Tony Lindgren (2015-02-02 08:12:37)
> * Geert Uytterhoeven [150202 00:03]:
> > On Sun, Feb 1, 2015 at 11:18 PM, Mike Turquette
> > wrote:
> > > Quoting Tomeu Vizoso (2015-01-31 10:36:22)
> > >> On 31 January 2015 at 02:31, Stephen Boyd wrote:
&
Quoting Tony Lindgren (2015-01-30 17:04:44)
> Hi all,
>
> Looks like commit cb75a8fcd14e ("clk: Add rate constraints to clocks")
> causes a regression on at least omaps where the serial console either
> does not show anything, or just prints garbage.
>
> Reverting cb75a8fcd14e makes things work a
Quoting Tomeu Vizoso (2015-01-31 10:36:22)
> On 31 January 2015 at 02:31, Stephen Boyd wrote:
> > On 01/29, Stephen Boyd wrote:
> >> On 01/29/15 05:31, Geert Uytterhoeven wrote:
> >> > Hi Tomeu, Mike,
> >> >
> >> > On Fri, Jan 23, 2015 at 12:03 PM, Tomeu Vizoso
> >> > wrote:
> >> >> --- a/drivers
Quoting Tomeu Vizoso (2015-01-23 03:03:30)
> Moves clock state to struct clk_core, but takes care to change as little API
> as
> possible.
>
> struct clk_hw still has a pointer to a struct clk, which is the
> implementation's per-user clk instance, for backwards compatibility.
>
> The struct clk
Quoting Stephen Boyd (2015-01-30 15:48:46)
> On 01/30/15 13:25, Michael Turquette wrote:
> > Private clock framework data structures should be private, surprisingly.
> >
> > Now that all platforms and drivers have been updated to remove static
> > initializations of struct clk and struct clk_core o
> Cc: Samuel Ortiz
> Cc: Lee Jones
> Cc: Liam Girdwood
> Cc: Mark Brown
> Cc: Mike Turquette
Acked-by: Michael Turquette
> Cc: Stephen Boyd
> Cc: Alessandro Zummo
> Acked-by: Mark Brown
> Acked-by: Lee Jones
>
> ---
>
> Changes since v1:
> 1.
On Wed, Jan 28, 2015 at 10:41 PM, Tomeu Vizoso
wrote:
> On 01/29/2015 03:26 AM, Mike Turquette wrote:
>> Quoting Tomeu Vizoso (2015-01-27 22:59:59)
>>> On 01/27/2015 01:55 AM, Stephen Boyd wrote:
>>>> On 01/23/15 03:03, Tomeu Vizoso wrote:
>>&g
Quoting Marek Vasut (2015-01-21 15:39:01)
> On Wednesday, January 21, 2015 at 05:16:03 PM, Zhi Li wrote:
> > On Sun, Dec 28, 2014 at 4:26 AM, Stefan Wahren
> > wrote:
> > > According to i.MX23 and i.MX28 reference manual the fractional
> > > clock control registers must be addressed by byte instr
Quoting Lee Jones (2015-01-26 03:14:00)
> Signed-off-by: Lee Jones
> ---
> .../devicetree/bindings/clock/st/st,clk-domain.txt | 34
> ++
> 1 file changed, 34 insertions(+)
> create mode 100644
> Documentation/devicetree/bindings/clock/st/st,clk-domain.txt
>
> diff --git a/
Quoting Soren Brinkmann (2015-01-27 11:05:27)
> The CPU_2X clock does not have a classical in-kernel user, but is,
> amongst other things, required for OCM and debug access. Make sure this
> clock is not mistakenly disabled during boot up by enabling it in the
> platform's clock driver.
>
> Cc: st
Quoting Paul Walmsley (2015-01-23 02:35:07)
> On Thu, 22 Jan 2015, Stephen Boyd wrote:
>
> > These modules don't need to include clk-private.h. Replace the
> > include with clk.h because these modules are clock consumers and
> > also include clk-provider.h in clk/ti.h because struct
> > clk_hw_oma
Quoting Ulf Hansson (2015-01-22 23:36:28)
> On 22 January 2015 at 20:34, Stephen Boyd wrote:
> > These drivers don't need to include clk-private.h. Remove the
> > include.
> >
> > Cc: Ulf Hansson
> > Cc: Linus Walleij
> > Signed-off-by: Stephen Boyd
>
> Acked-by: Ulf Hansson
>
> I suppose yo
Quoting Stephen Boyd (2015-01-20 15:33:42)
> On 01/20/2015 01:23 PM, Maxime Ripard wrote:
> > The phase setter and getter were not exported until now, which was causing
> > build breakages when callers were compiled as module. Export these two
> > functions.
> >
> > Reported-by: Arnd Bergmann
> >
Quoting Stephen Boyd (2015-01-19 18:05:34)
> Add an LCC driver for MSM8960/APQ8064 that supports the i2s,
> slimbus, and pcm clocks.
>
> Change-Id: I2549b821f7bf467c1bd80d4827a1a7621e725659
Removed above line while applying.
Regards,
Mike
> Signed-off-by: Stephen Boyd
> ---
> drivers/clk/qcom
Quoting Ken Westfield (2015-01-22 13:41:22)
> On Mon, Jan 19, 2015 at 06:05:27PM -0800, Stephen Boyd wrote:
> > This patchset adds support for the low power audio subsystem (LPASS)
> > clock controller hardware. I split out the #define patch for IPQ so that
> > it can go through the clock tree and
Quoting Stephen Boyd (2015-01-19 18:05:33)
> From: Rajendra Nayak
>
> Add an LCC driver for IPQ806x that supports the i2s, S/PDIF, and
> pcm clocks.
>
> Signed-off-by: Rajendra Nayak
> Signed-off-by: Kumar Gala
> Signed-off-by: Josh Cartwright
> [sb...@codeaurora.org: Reworded commit text, ad
Quoting Stephen Boyd (2015-01-19 11:44:35)
> On 01/19/2015 01:57 AM, Srinivas Kandagatla wrote:
> > Some of the clks can be registered & unregistered before the clk related
> > debugfs
> > entries are initialized at late_initcall. In the unregister path checking
> > for only
> > dentry before clk
Quoting Geert Uytterhoeven (2015-01-19 08:29:45)
> Hi Mike,
>
> The following changes since commit 97bf6af1f928216fd6c5a66e8a57bfa95a659672:
>
> Linux 3.19-rc1 (2014-12-20 17:08:50 -0800)
>
> are available in the git repository at:
>
> git://git.kernel.org/pub/scm/linux/kernel/git/g
specific use-case for this is atomic
> > > > > modesetting in the DRM framework where setting a mode is divided into
> > > > > a
> > > > > check phase where a given configuration is validated before applying
> > > > > changes to the hardware.
&
Quoting Oleksij Rempel (2015-01-20 01:23:02)
> Provide CLK support for Alphascale ASM9260 SoC.
>
> Signed-off-by: Oleksij Rempel
Applied to clk-next.
Regards,
Mike
> ---
> drivers/clk/Makefile | 1 +
> drivers/clk/clk-asm9260.c | 348
> +++
> changes to the hardware.
Can you describe why this was needed for your atomic modesetting work?
What problem did you hit in the driver that required this new check?
Thanks,
Mike
>
> Cc: Russell King
> Cc: Mike Turquette
> Cc: Stephen Boyd
> Signed-off-
Quoting Sylwester Nawrocki (2015-01-20 06:04:00)
> Hi,
>
> On 20/01/15 11:35, Javier Martinez Canillas wrote:
> > When a power domain is powered off on Exynos5420 SoC, the input clocks of
> > the devices attached to this power domain are re-parented to oscclk and
> > restored to the original paren
Quoting Peter Griffin (2015-01-20 07:32:41)
> Debugging eMMC on upstream kernels it has been noticed that when the
> targetpack configures MMC0 clock to 200Mhz (required to switch to
> HS200) then everything works OK. However if the kernel sets the
> clock rate using clk_set_rate, then the eMMC car
Quoting Lee Jones (2015-01-20 04:47:46)
> On Thu, 11 Dec 2014, Raymond Tan wrote:
> > + CLK_IS_ROOT, INTEL_QUARK_I2C_CLK_HZ);
> > +
> > + quark_mfd->i2c_clk_lookup = i2c_clk_lookup;
> > + quark_mfd->i2c_clk = i2c_clk;
> > +
> > + retval = clk_register_clkdevs(i2c_clk, i2c_cl
Quoting Tan, Raymond (2014-12-21 18:33:42)
> Hi Mike,
>
> Thanks for your reply. I've answered the questions as below.
>
> Warm Regards,
>
> Raymond Tan
>
> > -----Original Message-
> > From: Mike Turquette [mailto:mturque...@linaro.org]
> >
Quoting Oleksij Rempel (2015-01-15 01:45:32)
> Am 15.01.2015 um 00:02 schrieb Mike Turquette:
> > Quoting Oleksij Rempel (2015-01-08 00:59:27)
> >> diff --git a/drivers/clk/clk-asm9260.c b/drivers/clk/clk-asm9260.c
> >> new file mode 100644
> >> index 000..6
Quoting Mike Turquette (2015-01-14 14:06:49)
> Quoting Tony Lindgren (2015-01-13 14:51:26)
> > Hi all,
> >
> > Here's a minimal support for the FAPLL (Flying Adder PLL) on dm816x
> > which is a omap variant.
>
> Tony,
>
> Patches look fine to me.
Quoting James Liao (2015-01-07 18:55:01)
> Hi Matthias,
>
> On Wed, 2015-01-07 at 18:22 +0100, Matthias Brugger wrote:
> > 2015-01-07 4:25 GMT+01:00 James Liao :
> > > +
> > > +static void cg_set_mask(struct mtk_clk_gate *cg, u32 mask)
> >
> > Please add mtk_ prefix to all functions generic for t
Quoting pi-cheng.chen (2015-01-09 01:54:51)
> diff --git a/drivers/cpufreq/mt8173-cpufreq.c
> b/drivers/cpufreq/mt8173-cpufreq.c
> new file mode 100644
> index 000..b578c10
> --- /dev/null
> +++ b/drivers/cpufreq/mt8173-cpufreq.c
> @@ -0,0 +1,459 @@
Hello Pi-Cheng,
> +#include
> +#include
Quoting Ulf Hansson (2015-01-15 02:04:04)
> On 15 January 2015 at 10:20, Krzysztof Kozlowski
> wrote:
> > On czw, 2015-01-15 at 09:20 +0100, Ulf Hansson wrote:
> >> + Mike, Stephen (Clock maintainers)
> >>
> >> On 12 January 2015 at 10:23, Krzysztof Kozlowski
> >> wrote:
> >> > Hi,
> >> >
> >> >
The following changes since commit 97bf6af1f928216fd6c5a66e8a57bfa95a659672:
Linux 3.19-rc1 (2014-12-20 17:08:50 -0800)
are available in the git repository at:
https://git.linaro.org/people/mike.turquette/linux.git
tags/clk-fixes-for-linus
for you to fetch changes up to c7662fc59ca38517e0e
Quoting Stephen Boyd (2014-12-22 11:26:42)
> On 12/22/2014 10:38 AM, Stephen Boyd wrote:
> > On 12/22/2014 03:45 AM, Krzysztof Kozlowski wrote:
> >
> >> diff --git a/drivers/clk/clk.c b/drivers/clk/clk.c
> >> index f4963b7d4e17..35079302a650 100644
> >> --- a/drivers/clk/clk.c
> >> +++ b/drivers/cl
Quoting Sergei Shtylyov (2014-12-24 06:43:27)
> In case CLK_GATE_HIWORD_MASK flag is passed to clk_register_gate(), the bit #
> should be no higher than 15, however the corresponding check is obviously off-
> by-one.
>
> Fixes: 045779942c04 ("clk: gate: add CLK_GATE_HIWORD_MASK")
> Signed-off-by:
Quoting Stephen Boyd (2015-01-05 11:34:32)
> On 01/05/2015 08:04 AM, Stanimir Varbanov wrote:
> > The commit 646cafc6 (clk: Change clk_ops->determine_rate to
> > return a clk_hw as the best parent) opens a possibility for
> > null pointer dereference, fix this.
> >
> > Signed-off-by: Stanimir Varba
Quoting Oleksij Rempel (2015-01-08 00:59:27)
> diff --git a/drivers/clk/clk-asm9260.c b/drivers/clk/clk-asm9260.c
> new file mode 100644
> index 000..6b1c220
> --- /dev/null
> +++ b/drivers/clk/clk-asm9260.c
> +static const char *clk_names[] = {
> + [REFCLK]= "oscillator",
> +
Quoting Stephen Boyd (2015-01-08 13:23:13)
> On 01/05/2015 01:52 AM, Krzysztof Kozlowski wrote:
> > The memory allocated by basic clock divider/gate/mux (struct clk_gate,
> > clk_divider and clk_mux) was leaking. During driver unbind or probe
> > failure the driver only unregistered the clocks.
> >
Quoting Heiko Stübner (2015-01-08 14:30:01)
> Hi Kever,
>
> Am Montag, 17. November 2014, 22:55:36 schrieb Kever Yang:
> > To support all kinds of frequency requirement for HDMI on rk3288,
> > we need a PLL that can change rate at run time.
> >
> > There are some discussion before at [0], I think
Quoting Tony Lindgren (2015-01-13 14:51:26)
> Hi all,
>
> Here's a minimal support for the FAPLL (Flying Adder PLL) on dm816x
> which is a omap variant.
Tony,
Patches look fine to me. I'll give it a few days for Paul or Tero to
comment if they have any concerns.
Also, "flying adder pll" is a pr
INTAINERS b/MAINTAINERS
>> index 46d652f..9244992 100644
>> --- a/MAINTAINERS
>> +++ b/MAINTAINERS
>> @@ -2493,7 +2493,7 @@ COMMON CLK FRAMEWORK
>> M: Mike Turquette
>> M: Stephen Boyd
>> L: linux-kernel@vger.kernel.org
>> -T: git git://g
Quoting Sebastian Hesselbarth (2015-01-13 04:17:30)
> On 01/13/2015 01:28 AM, Mike Turquette wrote:
> > Quoting Sebastian Hesselbarth (2015-01-10 05:08:22)
> >> This is clk subsystem, so either Mike takes it through his fixes branch
> >> including my
> >>
+Stephen Boyd
Quoting Andrzej Hajda (2014-12-10 07:48:26)
> Clocks supports different methods of lookup.
> The patch adds restrack support only to DT based clocks.
>
> Signed-off-by: Andrzej Hajda
> ---
> drivers/clk/clk.c| 6
> drivers/clk/clkdev.c | 74
> +++
+Stephen Boyd
Quoting Andrzej Hajda (2014-12-10 07:48:25)
> The patch adds function for parsing Device Tree to get
> clock specifier. The function could be ultimately used
> by clock core.
>
> Signed-off-by: Andrzej Hajda
> ---
> drivers/clk/clkdev.c | 23 +++
> 1 file chang
Quoting Boris Brezillon (2015-01-13 06:44:06)
> All slow clk users are not properly claiming it (get + prepare + enable)
> before using it.
> If all users properly claiming this clock release it, the clock is
> disabled, but faulty users still depends on it, and the system hangs.
>
> This fix prev
Quoting Sebastian Hesselbarth (2015-01-10 05:08:22)
> On 09.01.2015 13:13, Jisheng Zhang wrote:
> > On Wed, 7 Jan 2015 06:30:55 -0800
> > Sebastian Hesselbarth wrote:
> >> On 07.01.2015 15:22, Jisheng Zhang wrote:
> >>> On Wed, 7 Jan 2015 06:11:58 -0800
> >>> Sebastian Hesselbarth wrote:
> O
Quoting Max Filippov (2015-01-11 23:20:46)
> The driver allows using CDCE706 in its default configuration recorded in
> EEPROM and adjusting of synthesized clocks by consumers.
>
> Signed-off-by: Max Filippov
Applied.
Regards,
Mike
> ---
> Changes v1->v2:
> - add example usage to devicetree bi
Quoting Robert Jarzmik (2014-12-27 05:55:28)
> Add 2 clocks which were erronously forgotten by the clock framework
> port, namely :
> - sa1100-rtc
> - irda for pxa2xx-ir:UARTCLK
>
> Signed-off-by: Robert Jarzmik
Acked-by: Michael Turquette
> ---
> drivers/clk/pxa/clk-pxa27x.c | 29 +
Quoting Robert Jarzmik (2014-12-27 05:55:27)
> The pxa25x gpio11 clock output was previously selected on its pin by the
> clock enabling, toggling the pin function.
>
> As we transition to common clock framework, the pin function is moved to
> board file for the 2 users, ie. lubbock and eseries.
>
Quoting Robert Jarzmik (2014-12-27 05:55:26)
> Transition the PXA25x and PXA27x CPUs to the clock framework.
> This transition still enables legacy platforms to run without device
> tree as before, ie relying on platform data encoded in board specific
> files.
>
> The transition breaks the previou
Quoting Robert Jarzmik (2014-12-27 05:55:25)
> Since pxa clocks were ported to the clock framework, an ordering issue
> appears between clocks and clocksource initialization. As a consequence,
> the pxa timer clock cannot be acquired in pxa_timer, and is disabled by
> clock framework because it is
Quoting Alexandre Belloni (2015-01-12 13:23:45)
> Move at91rm9200_idle() along with at91sam9_idle() in clk/at91/pmc.c.
>
> Signed-off-by: Alexandre Belloni
> ---
> Cc: Mike Turquette
Acked-by: Michael Turquette
>
> Mike, Boris,
> I guess that one can go through the a
On Thu, Jan 8, 2015 at 11:01 PM, Mike Looijmans wrote:
> Just a ping to inform if you've had had time to look at this?
Its in the queue for review this week. A lot to catch up on after the
holidays. Thanks for the ping.
Regards,
Mike
>
> Mike.
>
> On 12/04/2014 08:26 AM, Mike Looijmans wrote:
>
The following changes since commit 206c5f60a3d902bc4b56dab2de3e88de5eb06108:
Linux 3.18-rc4 (2014-11-09 14:55:29 -0800)
are available in the git repository at:
https://git.linaro.org/people/mike.turquette/linux.git tags/clk-for-linus-3.19
for you to fetch changes up to f1e9203e2366164b832d8
1 - 100 of 690 matches
Mail list logo
