Paolo Bonzini wrote on 2014-08-27:
> Il 27/08/2014 16:05, Wei Wang ha scritto:
> > Guest may mask the IOAPIC entry before issue EOI. In such case, EOI
> > will not be intercepted by the hypervisor, since the corresponding bit
> > in eoi_exit_bitmap is not set after the masking of IOAPIC entry.
> >
On Wed, 2014-08-27 at 13:23 +0200, Alexander Graf wrote:
>
> On 13.08.14 11:09, Bharat Bhushan wrote:
> > This patch emulates debug registers and debug exception
> > to support guest using debug resource. This enables running
> > gdb/kgdb etc in guest.
> >
> > On BOOKE architecture we cannot shar
https://bugzilla.kernel.org/show_bug.cgi?id=83381
--- Comment #6 from Zhou, Chao ---
Created attachment 148611
--> https://bugzilla.kernel.org/attachment.cgi?id=148611&action=edit
lspci-t-bad
--
You are receiving this mail because:
You are watching the assignee of the bug.
--
To unsubscribe f
https://bugzilla.kernel.org/show_bug.cgi?id=83381
--- Comment #5 from Zhou, Chao ---
Created attachment 148601
--> https://bugzilla.kernel.org/attachment.cgi?id=148601&action=edit
lspci-bad
--
You are receiving this mail because:
You are watching the assignee of the bug.
--
To unsubscribe fro
https://bugzilla.kernel.org/show_bug.cgi?id=83381
--- Comment #4 from Zhou, Chao ---
Created attachment 148591
--> https://bugzilla.kernel.org/attachment.cgi?id=148591&action=edit
dmesg-bad
--
You are receiving this mail because:
You are watching the assignee of the bug.
--
To unsubscribe fro
https://bugzilla.kernel.org/show_bug.cgi?id=83381
--- Comment #3 from Zhou, Chao ---
Created attachment 148581
--> https://bugzilla.kernel.org/attachment.cgi?id=148581&action=edit
lspci-t-good
--
You are receiving this mail because:
You are watching the assignee of the bug.
--
To unsubscribe
https://bugzilla.kernel.org/show_bug.cgi?id=83381
--- Comment #2 from Zhou, Chao ---
Created attachment 148571
--> https://bugzilla.kernel.org/attachment.cgi?id=148571&action=edit
lspci good
--
You are receiving this mail because:
You are watching the assignee of the bug.
--
To unsubscribe fr
https://bugzilla.kernel.org/show_bug.cgi?id=83381
--- Comment #1 from Zhou, Chao ---
Created attachment 148561
--> https://bugzilla.kernel.org/attachment.cgi?id=148561&action=edit
dmesg-good
--
You are receiving this mail because:
You are watching the assignee of the bug.
--
To unsubscribe fr
https://bugzilla.kernel.org/show_bug.cgi?id=83381
Bug ID: 83381
Summary: 4-ports 82576 detect 2 ports when add "intel_iommu=on
pci=assign-busses".
Product: Virtualization
Version: unspecified
Kernel Version: 3.17.0-rc1
- Messaggio originale -
> Da: "Chris J Arges"
> A: "Paolo Bonzini" , kvm@vger.kernel.org
> Inviato: Mercoledì, 27 agosto 2014 23:24:14
> Oggetto: kvm-unit-test failures (was: [PATCH 1/2 v3] add check parameter to
> run_tests configuration)
>
>
> > Thanks, looks good. Are there more f
> Thanks, looks good. Are there more failures?
>
> Paolo
>
Paolo,
Thanks for applying those patches!
I now only see the two failures on my machine:
model name : Intel(R) Xeon(R) CPU E5-2697 v3 @ 2.60GHz
I'm running with the tip of kvm master:
0ac625df43ce9d085d4ff54c1f739611f4308b13 (Me
> > Inside the guest, I am using "perf stat -e dTLB-load-misses -e
> > dTLB-loads -e L1-dcache-loads -e L1-dcache-load-misses -e
> > L1-dcache-prefetch-misses ", followed by the parsec command.
> >
The misses/hit radio is the first number after "#".
For your case, 0.00% is the misses/hit radi
Inside the guest, I am using "perf stat -e dTLB-load-misses -e
dTLB-loads -e L1-dcache-loads -e L1-dcache-load-misses -e
L1-dcache-prefetch-misses ", followed by the parsec command.
Thanks.
- Hui
On Wed, Aug 27, 2014 at 12:28 PM, Liang, Kan wrote:
>
>> > Hi, Kan,
>> >
>> > The dTLB-load-misses
On Wed, Aug 27, 2014 at 06:18:13PM +0200, Paolo Bonzini wrote:
> Il 27/08/2014 18:08, Eduardo Habkost ha scritto:
> > > Might that be an opportunity to reconsider a -cpu best or so,
> > > independent of its implementation, to avoid "host"?
>
> Nowadays we have CPU models added way before silicon i
> > Hi, Kan,
> >
> > The dTLB-load-misses is 0, but it shows 80.00%hit, does that mean the
> > TLB- load miss is 0.8 * (dTLB-loads). Thanks.
> >
> > Performance counter stats for './parsecmgmt -a run -i native -c
> > gcc-hooks -n
> > 1 -p freqmine':
I'm not familiar with parsecmgmt. What’s
>
> 1. If the guest is non-paravirt, can I get the LLC-loads number?
No, the guest will crash.
> 2. Do you know any method that can capture the LLC-loads for the guest?
I don't know.
> Thanks.
>
Il 27/08/2014 18:08, Eduardo Habkost ha scritto:
> > Might that be an opportunity to reconsider a -cpu best or so,
> > independent of its implementation, to avoid "host"?
Nowadays we have CPU models added way before silicon is available, and
"-cpu host" in practice should be migratable (the big ex
On Wed, Aug 27, 2014 at 05:58:49PM +0200, Andreas Färber wrote:
> Am 27.08.2014 17:42, schrieb Eduardo Habkost:
> > On Wed, Aug 27, 2014 at 04:33:54PM +0200, Paolo Bonzini wrote:
> >> Il 27/08/2014 16:05, Eduardo Habkost ha scritto:
> >>> On Wed, Aug 27, 2014 at 03:36:51PM +0200, Paolo Bonzini wrot
Am 27.08.2014 18:08, schrieb Eduardo Habkost:
> On Wed, Aug 27, 2014 at 05:58:49PM +0200, Andreas Färber wrote:
>> Am 27.08.2014 17:42, schrieb Eduardo Habkost:
>>> On Wed, Aug 27, 2014 at 04:33:54PM +0200, Paolo Bonzini wrote:
Il 27/08/2014 16:05, Eduardo Habkost ha scritto:
> On Wed, Aug
Am 27.08.2014 17:42, schrieb Eduardo Habkost:
> On Wed, Aug 27, 2014 at 04:33:54PM +0200, Paolo Bonzini wrote:
>> Il 27/08/2014 16:05, Eduardo Habkost ha scritto:
>>> On Wed, Aug 27, 2014 at 03:36:51PM +0200, Paolo Bonzini wrote:
Il 26/08/2014 20:01, Eduardo Habkost ha scritto:
> So maybe
On Wed, Aug 27, 2014 at 04:33:54PM +0200, Paolo Bonzini wrote:
> Il 27/08/2014 16:05, Eduardo Habkost ha scritto:
> > On Wed, Aug 27, 2014 at 03:36:51PM +0200, Paolo Bonzini wrote:
> >> Il 26/08/2014 20:01, Eduardo Habkost ha scritto:
> >>> So maybe that's good news, as things can be simpler if we
On 08/27/2014 05:37 PM, Alex Williamson wrote:
> On Wed, 2014-08-27 at 17:22 +0200, Eric Auger wrote:
>> On 08/26/2014 09:02 PM, Alex Williamson wrote:
>>> On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
add a pointer to architecture specific data in kvm_vfio struct
add accessors to
On Wed, 2014-08-27 at 17:22 +0200, Eric Auger wrote:
> On 08/26/2014 09:02 PM, Alex Williamson wrote:
> > On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
> >> add a pointer to architecture specific data in kvm_vfio struct
> >> add accessors to keep kvm_vfio private
> >>
> >> Signed-off-by: Eri
On 08/26/2014 09:02 PM, Alex Williamson wrote:
> On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
>> New functions are added to be called from ARM KVM-VFIO device.
>>
>> - vfio_device_get_external_user enables to get a vfio device from
>> its fd
>> - vfio_device_put_external_user puts the vfi
On 08/26/2014 09:02 PM, Alex Williamson wrote:
> On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
>> add a pointer to architecture specific data in kvm_vfio struct
>> add accessors to keep kvm_vfio private
>>
>> Signed-off-by: Eric Auger
>> ---
>> arch/arm/include/asm/kvm_host.h | 8
On 08/26/2014 09:02 PM, Alex Williamson wrote:
> On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
>> Implements ARM specific KVM-VFIO device group commands:
>> - KVM_DEV_VFIO_DEVICE_ASSIGN_IRQ
>> - KVM_DEV_VFIO_DEVICE_DEASSIGN_IRQ
>> capability can be queried using KVM_HAS_DEVICE_ATTR.
>>
>> Th
On 08/26/2014 09:01 PM, Alex Williamson wrote:
> On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
>> add new device group commands:
>> - KVM_DEV_VFIO_DEVICE_ASSIGN_IRQ and
>> KVM_DEV_VFIO_DEVICE_DEASSIGN_IRQ
>>
>> which enable to turn forwarded IRQ mode on/off.
>>
>> Signed-off-by: Eric Auger
On 08/26/2014 07:49 PM, Alex Williamson wrote:
> On Mon, 2014-08-25 at 15:27 +0200, Eric Auger wrote:
>> This RFC proposes an integration of "ARM: Forwarding physical
>> interrupts to a guest VM" (http://lwn.net/Articles/603514/) in
>> KVM.
>>
>> It enables to transform a VFIO platform driver IRQ i
Hi, Kan,
The dTLB-load-misses is 0, but it shows 80.00%hit, does that mean the
TLB-load miss is 0.8 * (dTLB-loads). Thanks.
Performance counter stats for './parsecmgmt -a run -i native -c
gcc-hooks -n 1 -p freqmine':
0 dTLB-load-misses #0.00% of all dTLB
cache hit
Il 27/08/2014 16:45, Chris J Arges ha scritto:
> In unittests.cfg one can add a line like the following:
> check = /proc/sys/kernel/nmi_watchdog=0 /proc/sys/kernel/ostype=Linux
>
> run_tests.sh will now check for those values (if defined) and only run
> the test if all conditions are true.
>
> Si
In unittests.cfg one can add a line like the following:
check = /proc/sys/kernel/nmi_watchdog=0 /proc/sys/kernel/ostype=Linux
run_tests.sh will now check for those values (if defined) and only run
the test if all conditions are true.
Signed-off-by: Chris J Arges
---
run_tests.sh | 21 ++
Hi, Kan,
Thanks for your reply.
1. If the guest is non-paravirt, can I get the LLC-loads number?
2. Do you know any method that can capture the LLC-loads for the guest? Thanks.
- Hui
On Wed, Aug 27, 2014 at 9:05 AM, Liang, Kan wrote:
>
>
>
> >
> > Dear KVM developers:
> > I am trying use perf
In unittests.cfg one can add a line like the following:
check = /proc/sys/kernel/nmi_watchdog=0 /proc/sys/kernel/ostype=Linux
run_tests.sh will now check for those values (if defined) and only run
the test if all conditions are true.
Signed-off-by: Chris J Arges
---
run_tests.sh | 21 ++
Il 27/08/2014 12:20, Christian Borntraeger ha scritto:
> commit ab3f285f227f ("KVM: s390/mm: try a cow on read only pages for
> key ops")' misaligned a code block. Let's fixup the indentation.
>
> Reported-by: Ben Hutchings
> Signed-off-by: Christian Borntraeger
> ---
> arch/s390/mm/pgtable.c |
Il 27/08/2014 16:05, Eduardo Habkost ha scritto:
> On Wed, Aug 27, 2014 at 03:36:51PM +0200, Paolo Bonzini wrote:
>> Il 26/08/2014 20:01, Eduardo Habkost ha scritto:
>>> So maybe that's good news, as things can be simpler if we make both TCG
>>> and KVM have similar behavior:
>>>
>>> * qemu64: a co
Il 27/08/2014 16:05, Wei Wang ha scritto:
> kvm_ioapic_scan_entry() needs to update tmr. The previous lapic tmr value
> (old_tmr) needs to sync with ioapic to get an accurate updated tmr
> value before the updating work.
>
> Tested-by: Rongrong Liu
> Signed-off-by: Yang Zhang
> Signed-off-by: We
Il 27/08/2014 16:05, Wei Wang ha scritto:
> Guest may mask the IOAPIC entry before issue EOI. In such case,
> EOI will not be intercepted by the hypervisor, since the corresponding
> bit in eoi_exit_bitmap is not set after the masking of IOAPIC entry.
>
> The solution here is to OR eoi_exit_bitmap
On Wed, Aug 27, 2014 at 03:36:51PM +0200, Paolo Bonzini wrote:
> Il 26/08/2014 20:01, Eduardo Habkost ha scritto:
> > On Tue, Aug 26, 2014 at 02:56:21PM +0200, Paolo Bonzini wrote:
> >> Il 25/08/2014 22:45, Eduardo Habkost ha scritto:
> >>>
> >>> TCG users expect the default CPU model to contain mo
Il 26/08/2014 20:01, Eduardo Habkost ha scritto:
> On Tue, Aug 26, 2014 at 02:56:21PM +0200, Paolo Bonzini wrote:
>> Il 25/08/2014 22:45, Eduardo Habkost ha scritto:
>>>
>>> TCG users expect the default CPU model to contain most TCG-supported
>>> features
>>> (and it makes sense). See, for example
Il 26/08/2014 20:29, Chris J Arges ha scritto:
> If nmi_watchdog is enabled, it will take up a PMU counter causing the
> all_counters testcase to fail. This additional check will error out if
> nmi_watchdog is enabled and provide feedback for the user to configure the
> host machine correctly.
>
>
Il 26/08/2014 20:29, Chris J Arges ha scritto:
> +path=${check_param%%=*}
> +value=${check_param#*=}
> +if [ $path ] && [[ $(cat $path) != $value ]]; then
[[ ]] is a bashism, please use [ ].
Also, please include all operands of [ ] within double quotes.
Paolo
> +
>
> Dear KVM developers:
> I am trying use perf stat inside a VM to obtain some hardware cache
> performance counter values.
> The perf stat can report some numbers for L1 and TLB related counters. But
> for the LLC-loads and LLC-load-misses, the numbers are always 0. It seems
> that the these o
On 20.08.14 15:36, Mihai Caraman wrote:
> Add setter functions for IVPR, IVOR2 and IVOR8 emulation in preparation
> for ONE_REG support.
>
> Signed-off-by: Mihai Caraman
What about the other GIVORs?
Also, I would prefer to have a common helper for IVOR setting that
simply covers SPRN_GIVOR se
On 20.08.14 15:36, Mihai Caraman wrote:
> Add KVM Book3e AltiVec support.
>
> Changes:
>
> v4:
> - use CONFIG_SPE_POSSIBLE and a new ifdef for CONFIG_ALTIVEC
> - remove SPE handlers from bookehv
> - split ONE_REG powerpc generic and ONE_REG AltiVec
> - add setters for IVPR, IVOR2 and IVOR8
On 13.08.14 11:09, Bharat Bhushan wrote:
> This patch emulates debug registers and debug exception
> to support guest using debug resource. This enables running
> gdb/kgdb etc in guest.
>
> On BOOKE architecture we cannot share debug resources between QEMU and
> guest because:
> When QEMU is
On 19.08.14 06:59, Michael Neuling wrote:
> Add 'r' to register name r2 in kvmppc_hv_enter.
>
> Also update comment at the top of kvmppc_hv_enter to indicate that R2/TOC is
> non-volatile.
>
> Signed-off-by: Michael Neuling
> Signed-off-by: Paul Mackerras
Thanks, applied to kvm-ppc-queue.
ept identity pagetable and apic access page in kvm are pinned in memory.
As a result, they cannot be migrated/hot-removed.
But actually they don't need to be pinned in memory.
[For ept identity page]
Just do not pin it. When it is migrated, guest will be able to find the
new page in the next ept
kvm_arch->ept_identity_pagetable holds the ept identity pagetable page. But
it is never used to refer to the page at all.
In vcpu initialization, it indicates two things:
1. indicates if ept page is allocated
2. indicates if a memory slot for identity page is initialized
Actually, kvm_arch->ept_i
apic access page is pinned in memory. As a result, it cannot be
migrated/hot-removed.
Actually, it is not necessary to be pinned.
The hpa of apic access page is stored in VMCS APIC_ACCESS_ADDR pointer. When
the page is migrated, kvm_mmu_notifier_invalidate_page() will invalidate the
corresponding
gfn_to_page() will finally call hva_to_pfn() to get the pfn, and pin the page
in memory by calling GUP functions. This function unpins the page.
After this patch, acpi access page is able to be migrated.
Signed-off-by: Tang Chen
---
arch/x86/kvm/vmx.c | 2 +-
arch/x86/kvm/x86.c |
This patch only handle "L1 and L2 vm share one apic access page" situation.
When L1 vm is running, if the shared apic access page is migrated, mmu_notifier
will
request all vcpus to exit to L0, and reload apic access page physical address
for
all the vcpus' vmcs (which is done by patch 5/6). And
In init_rmode_identity_map(), there two variables indicating the return
value, r and ret, and it return 0 on error, 1 on success. The function
is only called by vmx_create_vcpu(), and r is redundant.
This patch removes the redundant variable r, and make init_rmode_identity_map()
return 0 on succes
We have APIC_DEFAULT_PHYS_BASE defined as 0xfee0, which is also the address
of
apic access page. So use this macro.
Signed-off-by: Tang Chen
---
arch/x86/kvm/svm.c | 3 ++-
arch/x86/kvm/vmx.c | 6 +++---
2 files changed, 5 insertions(+), 4 deletions(-)
diff --git a/arch/x86/kvm/svm.c b/arc
commit ab3f285f227f ("KVM: s390/mm: try a cow on read only pages for
key ops")' misaligned a code block. Let's fixup the indentation.
Reported-by: Ben Hutchings
Signed-off-by: Christian Borntraeger
---
arch/s390/mm/pgtable.c | 12 ++--
1 file changed, 6 insertions(+), 6 deletions(-)
di
Il 27/08/2014 09:13, Christian Borntraeger ha scritto:
> On 27/08/14 05:06, Ben Hutchings wrote:
>> On Mon, 2014-08-25 at 15:10 +0200, Christian Borntraeger wrote:
>>> The PFMF instruction handler blindly wrote the storage key even if
>>> the page was mapped R/O in the host. Lets try a COW before
On 2014/8/27 22:05, Wei Wang wrote:
kvm_ioapic_scan_entry() needs to update tmr. The previous lapic tmr value
(old_tmr) needs to sync with ioapic to get an accurate updated tmr
value before the updating work.
Tested-by: Rongrong Liu
Signed-off-by: Yang Zhang
Signed-off-by: Wei Wang
---
arch
>> Hi, all
>>
>> I use a qemu-1.4.1/qemu-2.0.0 to run win7 guest, and encounter e1000 NIC
>> interrupt storm,
>> because "if (!ent->fields.mask && (ioapic->irr & (1 << i)))" is always
>> true in __kvm_ioapic_update_eoi().
>>
>> Any ideas?
> We meet this severa
On 27/08/14 05:06, Ben Hutchings wrote:
> On Mon, 2014-08-25 at 15:10 +0200, Christian Borntraeger wrote:
>> The PFMF instruction handler blindly wrote the storage key even if
>> the page was mapped R/O in the host. Lets try a COW before continuing
>> and bail out in case of errors.
>>
>> Signed-o
On 08/27/2014 12:00 AM, Paolo Bonzini wrote:
> Il 27/08/2014 01:58, Andy Lutomirski ha scritto:
>> hpa pointed out that the ABI that I chose (an MSR from the KVM range
>> and a KVM cpuid bit) is unnecessarily KVM-specific. It would be nice
>> to allocate an MSR that everyone involved can agree on
Il 27/08/2014 01:58, Andy Lutomirski ha scritto:
> hpa pointed out that the ABI that I chose (an MSR from the KVM range
> and a KVM cpuid bit) is unnecessarily KVM-specific. It would be nice
> to allocate an MSR that everyone involved can agree on and, rather
> than relying on a cpuid bit, just ha
60 matches
Mail list logo
