On 9/6/19 6:10 PM, Matt Roper wrote:
On Fri, Sep 06, 2019 at 03:46:42PM -0700, Daniele Ceraolo Spurio wrote:
On 9/6/19 3:41 PM, Radhakrishna Sripada wrote:
Disable CPS aware color pipe by setting chicken bit.
BSpec: 52890
HSDES: 1409142259
Cc: Stuart Summers
Cc: Matt Roper
Signed-off-by
== Series Details ==
Series: series starting with [CI,1/3] drm/i915: add INTEL_NUM_PIPES() and use
it (rev2)
URL : https://patchwork.freedesktop.org/series/66281/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14325
===
/commits/Chris-Wilson/drm-i915-selftests-Take-runtime-wakeref-for-igt_ggtt_lowlevel/20190909-201355
base: git://anongit.freedesktop.org/drm-intel for-linux-next
config: x86_64-randconfig-s2-201936 (attached as .config)
compiler: gcc-7 (Debian 7.4.0-11) 7.4.0
reproduce:
# save the attached
== Series Details ==
Series: series starting with [1/6] drm/i915/selftests: Take runtime wakeref for
igt_ggtt_lowlevel
URL : https://patchwork.freedesktop.org/series/66425/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14326
=
On 9/9/2019 6:26 PM, Sharma, Shashank wrote:
On 9/7/2019 4:37 PM, Animesh Manna wrote:
+void intel_dsb_put(struct intel_dsb *dsb)
+{
+struct intel_crtc *crtc = container_of(dsb, typeof(*crtc), dsb);
+struct drm_i915_private *i915 = to_i915(crtc->base.dev);
+
+if (!dsb)
+re
On 9/9/2019 6:28 PM, Sharma, Shashank wrote:
On 9/7/2019 4:37 PM, Animesh Manna wrote:
DSB support single register write through opcode 0x1. Generic
api created which accumulate all single register write in a batch
buffer and once DSB is triggered, it will program all the registers
at the sam
On 9/9/2019 6:43 PM, Sharma, Shashank wrote:
On 9/7/2019 4:37 PM, Animesh Manna wrote:
As per bspec check for DSB status before programming any
of its register. Inline function added to check the dsb status.
Cc: Michel Thierry
Cc: Jani Nikula
Cc: Rodrigo Vivi
Cc: Shashank Sharma
Signed-o
On 9/9/2019 6:51 PM, Sharma, Shashank wrote:
On 9/7/2019 4:37 PM, Animesh Manna wrote:
The lifetime of command buffer can be controlled by the dsb user
throuh refcount. Added refcount mechanism is dsb get/put call
which create/destroy dsb context.
Cc: Jani Nikula
Cc: Shashank Sharma
Signed
Hello,
5.2.13 is working fine (great) still with a Dell U4919DW connected via USB-C
from a X1 Carbon Gen 6.
5.3-rc8 so far is not (blank screen) and errors:
https://pastebin.com/tXFi6AfK
Seems there has been some refactoring for just this kind of connection in 5.3?
Is there perhaps and issue
It might prove useful in the future to know if the vma is utilising
huge-GTT-pages. Related to this is the GTT cache, where there is some HW
"quirkiness" where it must be disabled if using 2M pages, so include
that for good measure.
Suggested-by: Chris Wilson
Signed-off-by: Matthew Auld
Cc: Chri
Hi guys,
On Fri, Sep 06, 2019 at 01:42:55PM +0800, Zhenyu Wang wrote:
>
> Hi,
>
> Here's gvt-next-fixes with two recent fixes, one for recent
> guest hang regression and another for guest reset fix.
>
> Thanks.
> --
> The following changes since commit c36beba6b296b3c05a0f29753b04775e5ae23886:
== Series Details ==
Series: drm/i915/ringbuffer: Flush writes before RING_TAIL update
URL : https://patchwork.freedesktop.org/series/66426/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14327
Summary
== Series Details ==
Series: adding gamma state checker for CHV and i965 (rev2)
URL : https://patchwork.freedesktop.org/series/66297/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
d02e018c92fe drm/i915/display: Add gamma precision function for CHV
73751624de48 drm/i915/display:
== Series Details ==
Series: adding gamma state checker for CHV and i965 (rev2)
URL : https://patchwork.freedesktop.org/series/66297/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14328
Summary
---
Searching on the kernel warnings and errors didn't bring it up, but in browsing
bugzilla I stumbled on this.
Bug 111501 - [CFL] Kernel 5.3.0-rc6: i915 fails at typec_displayport 5120x1440
https://bugs.freedesktop.org/show_bug.cgi?id=111501
It's the same monitor and connection type.
Is the rela
On Thu, Sep 05, 2019 at 11:03:12AM +0530, Nautiyal, Ankit K wrote:
> Hi,
>
> I was able to get 5K HPz27q 317b monitor for some time. Below are the
> observation on HPz27q Monitor with two DP cables connected to a KBL machine.
>
> *General Observation*
> The monitor settings has two modes,
== Series Details ==
Series: series starting with [1/3] drm/i915: export color_differs
URL : https://patchwork.freedesktop.org/series/66433/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14329
Summary
== Series Details ==
Series: series starting with [1/2] drm/i915: Show the logical context ring
state on dumping
URL : https://patchwork.freedesktop.org/series/66422/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6853_full -> Patchwork_14323_full
=
Quoting Matthew Auld (2019-09-09 18:16:46)
> It might prove useful in the future to know if the vma is utilising
> huge-GTT-pages. Related to this is the GTT cache, where there is some HW
> "quirkiness" where it must be disabled if using 2M pages, so include
> that for good measure.
>
> Suggested-
linux-firmware: Update firmware file for Intel Bluetooth AX201 (2019-09-09
04:22:42 -0400)
are available in the Git repository at:
git://anongit.freedesktop.org/drm/drm-firmware ehl_huc
for you to fetch changes up to 44a6d7e577ca3df16d804c560de16cb8483c4306:
i915: Add HuC firmware v9.0.0
Update MAKE_HUC_FW_PATH macro to follow the same convention
as the MAKE_GUC_FW_PATH with the separator changing from "_" to "."
and removing "ver".
The current convention being:
_uc_..patch.bin
Update the versions of huc being loaded of the platforms.
SKL - v2.0.0
BXT - v2.0.0
KBL - v4.0.0
GLK -
Signed-off-by: Anusha Srivatsa
---
drivers/gpu/drm/i915/i915_params.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/i915_params.h
b/drivers/gpu/drm/i915/i915_params.h
index d29ade3b7de6..f9fbb1f2fabf 100644
--- a/drivers/gpu/drm/i915/i915_params.h
+++ b
== Series Details ==
Series: drm/i915/display: Mark the modesetting wq as WQ_HIGHPRI
URL : https://patchwork.freedesktop.org/series/66439/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14330
Summary
--
== Series Details ==
Series: Remaining patches to enable Transcoder Port Sync for tiled displays
(rev3)
URL : https://patchwork.freedesktop.org/series/66403/
State : warning
== Summary ==
$ dim sparse origin/drm-tip
Sparse version: v0.6.0
___
Intel
/commits/Chris-Wilson/drm-i915-selftests-Take-runtime-wakeref-for-igt_ggtt_lowlevel/20190909-201355
base: git://anongit.freedesktop.org/drm-intel for-linux-next
config: x86_64-randconfig-a004-201936 (attached as .config)
compiler: gcc-5 (Ubuntu 5.5.0-12ubuntu1) 5.5.0 20171010
reproduce
== Series Details ==
Series: Remaining patches to enable Transcoder Port Sync for tiled displays
(rev3)
URL : https://patchwork.freedesktop.org/series/66403/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14331
== Series Details ==
Series: HuC updates (rev3)
URL : https://patchwork.freedesktop.org/series/66361/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
3e2f37ffcdcc drm/i915/uc: Update MAKE_HUC_FW_PATH macro
81ceadb0ec8e HAX: force enable_guc=2
-:7: WARNING:COMMIT_MESSAGE: Missing
Quoting Lionel Landwerlin (2019-09-09 10:31:05)
> v9: After explanations on
> https://lists.freedesktop.org/archives/dri-devel/2019-August/229287.html
> drop the ordering check from v8 (Lionel)
Designing an interface to be antirobust. Userspace shooting itself in
the foot is fine; userspac
== Series Details ==
Series: drm/i915: include GTT page-size info in error state
URL : https://patchwork.freedesktop.org/series/66450/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14332
Summary
---
== Series Details ==
Series: HuC updates (rev3)
URL : https://patchwork.freedesktop.org/series/66361/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854 -> Patchwork_14333
Summary
---
**SUCCESS**
No regressions fo
Quoting Daniele Ceraolo Spurio (2019-09-09 17:27:47)
>
>
> On 9/7/19 1:39 AM, Chris Wilson wrote:
> > Quoting Daniele Ceraolo Spurio (2019-09-06 23:28:05)
> >>
> >>
> >> On 9/5/19 2:09 AM, Janusz Krzysztofik wrote:
> >>> When trying to reset a device with reset capability disabled or not
> >>> su
Quoting Chris Wilson (2019-09-07 09:39:52)
> Quoting Daniele Ceraolo Spurio (2019-09-06 23:28:05)
> >
> >
> > On 9/5/19 2:09 AM, Janusz Krzysztofik wrote:
> > > When trying to reset a device with reset capability disabled or not
> > > supported while rings are full of requests, it has been observ
On Mon, 2019-09-09 at 10:24 -0700, Rodrigo Vivi wrote:
> Hi guys,
>
> On Fri, Sep 06, 2019 at 01:42:55PM +0800, Zhenyu Wang wrote:
> > Hi,
> >
> > Here's gvt-next-fixes with two recent fixes, one for recent
> > guest hang regression and another for guest reset fix.
> >
> > Thanks.
> > --
> > The
On Mon, Sep 09, 2019 at 02:54:59PM -0700, Vetter, Daniel wrote:
> On Mon, 2019-09-09 at 10:24 -0700, Rodrigo Vivi wrote:
> > Hi guys,
> >
> > On Fri, Sep 06, 2019 at 01:42:55PM +0800, Zhenyu Wang wrote:
> > > Hi,
> > >
> > > Here's gvt-next-fixes with two recent fixes, one for recent
> > > guest
On Mon, Sep 09, 2019 at 02:50:20PM +0300, Joonas Lahtinen wrote:
> Quoting Prathap Kumar Valsan (2019-08-26 01:48:01)
> > To provide shared last-level-cache isolation to cpu workloads running
> > concurrently with gpu workloads, the gpu allocation of cache lines needs
> > to be restricted to certai
On 10/09/2019 00:06, Chris Wilson wrote:
Quoting Lionel Landwerlin (2019-09-09 10:31:05)
v9: After explanations on
https://lists.freedesktop.org/archives/dri-devel/2019-August/229287.html
drop the ordering check from v8 (Lionel)
Designing an interface to be antirobust. Userspace shoot
Unwedging the GPU requires a successful GPU reset before we restore the
default submission, or else we may see residual context switch events
that we were not expecting.
Reported-by: Janusz Krzysztofik
Signed-off-by: Chris Wilson
Cc: Janusz Krzysztofik
Cc: Daniele Ceraolo Spurio
---
drivers/g
If the display is inactive, we need not worry about the gpu reset
clobbering the display!
Signed-off-by: Chris Wilson
---
drivers/gpu/drm/i915/gt/intel_reset.c | 18 +-
1 file changed, 17 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_reset.c
b/drivers/
Disable CPS aware color pipe by setting chicken bit.
BSpec: 52890
HSDES: 1409142259
v2: Move WA to ctx WA's(Daniele)
Cc: Daniele Ceraolo Spurio
Cc: Stuart Summers
Cc: Matt Roper
Signed-off-by: Radhakrishna Sripada
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 +++
drivers/gpu/drm/i915
== Series Details ==
Series: series starting with [1/2] drm/i915/gt: Allow clobbering gpu resets if
the display is off
URL : https://patchwork.freedesktop.org/series/66459/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_6855 -> Patchwork_14334
=
== Series Details ==
Series: drm/i915/tgl: Implement Wa_1409142259 (rev2)
URL : https://patchwork.freedesktop.org/series/66364/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6855 -> Patchwork_14335
Summary
---
**SUCC
Reviewed-by: Umesh Nerlige Ramappa
Regards,
Umesh
On Mon, Sep 09, 2019 at 12:31:07PM +0300, Lionel Landwerlin wrote:
We'll use this information later to verify that a client trying to
reconfigure the stream does so on the right engine.
Signed-off-by: Lionel Landwerlin
---
drivers/gpu/drm/i91
On 9/9/19 3:55 PM, Chris Wilson wrote:
Unwedging the GPU requires a successful GPU reset before we restore the
default submission, or else we may see residual context switch events
that we were not expecting.
Reported-by: Janusz Krzysztofik
Signed-off-by: Chris Wilson
Cc: Janusz Krzysztofik
== Series Details ==
Series: drm/i915/ringbuffer: Flush writes before RING_TAIL update
URL : https://patchwork.freedesktop.org/series/66426/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854_full -> Patchwork_14327_full
Su
== Series Details ==
Series: adding gamma state checker for CHV and i965 (rev2)
URL : https://patchwork.freedesktop.org/series/66297/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854_full -> Patchwork_14328_full
Summary
-
On 2019.09.09 15:35:10 -0700, Rodrigo Vivi wrote:
> On Mon, Sep 09, 2019 at 02:54:59PM -0700, Vetter, Daniel wrote:
> > On Mon, 2019-09-09 at 10:24 -0700, Rodrigo Vivi wrote:
> > > Hi guys,
> > >
> > > On Fri, Sep 06, 2019 at 01:42:55PM +0800, Zhenyu Wang wrote:
> > > > Hi,
> > > >
> > > > Here's
== Series Details ==
Series: series starting with [1/3] drm/i915: export color_differs
URL : https://patchwork.freedesktop.org/series/66433/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854_full -> Patchwork_14329_full
Su
> -Original Message-
> From: Manna, Animesh
> Sent: Monday, September 9, 2019 10:27 PM
> To: Sharma, Shashank ; intel-
> g...@lists.freedesktop.org
> Cc: Thierry, Michel ; Nikula, Jani
> ;
> Vivi, Rodrigo
> Subject: Re: [PATCH v5 05/11] drm/i915/dsb: Check DSB engine status.
>
>
>
>
== Series Details ==
Series: drm/i915/display: Mark the modesetting wq as WQ_HIGHPRI
URL : https://patchwork.freedesktop.org/series/66439/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854_full -> Patchwork_14330_full
Summ
On Fri, 2019-09-06 at 19:13 +0100, Chris Wilson wrote:
> Quoting Tvrtko Ursulin (2019-09-02 14:42:44)
> >
> > On 24/07/2019 14:05, Tvrtko Ursulin wrote:
> > >
> > > On 23/07/2019 16:49, Stuart Summers wrote:
> > > > +u32 intel_sseu_get_subslices(const struct sseu_dev_info *sseu,
> > > > u8 slice)
Quoting Daniele Ceraolo Spurio (2019-09-10 01:59:38)
>
>
> On 9/9/19 3:55 PM, Chris Wilson wrote:
> > Unwedging the GPU requires a successful GPU reset before we restore the
> > default submission, or else we may see residual context switch events
> > that we were not expecting.
> >
> > Reported
== Series Details ==
Series: drm/i915: include GTT page-size info in error state
URL : https://patchwork.freedesktop.org/series/66450/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854_full -> Patchwork_14332_full
Summary
== Series Details ==
Series: HuC updates (rev3)
URL : https://patchwork.freedesktop.org/series/66361/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_6854_full -> Patchwork_14333_full
Summary
---
**SUCCESS**
No regr
101 - 153 of 153 matches
Mail list logo
