On Tue, Oct 6, 2015 at 11:10 AM, Johannes Stezenbach wrote:
> Hi,
>
> I have a NEC EA244WMi monitor connected to an Asus P8H77-V
> mainboard with Ivy Bridge Core i5-3550 via DVI.
> If DPMS suspend is enabled (by xscreensaver, or for testing by
> "xset dpms force off/suspend/standby"), the monitor
On 10/06/2015 06:55 PM, Ville Syrjälä wrote:
On Tue, Oct 06, 2015 at 06:13:52PM +0530, Kumar, Shobhit wrote:
On 10/06/2015 05:49 PM, Daniel Vetter wrote:
On Tue, Oct 06, 2015 at 02:41:44PM +0300, Ville Syrjälä wrote:
On Tue, Oct 06, 2015 at 01:19:52PM +0200, Daniel Vetter wrote:
On Tue, Oct 0
On Fri, Oct 02, 2015 at 06:03:57PM +0200, Egbert Eich wrote:
> Regarding commit 7809e5ae35b9d8d0710f0874b2e3f10be144e38b
>
> On Wed, Jul 01, 2015 at 07:25:56PM -0700, Matt Roper wrote:
> > Determine whether we need to apply this workaround at atomic check time
> > and just set a flag that will be
On Fri, Oct 02, 2015 at 10:16:26PM +, Boyer, Wayne wrote:
> On 8/26/15, 1:23 AM, Deepak wrote:
>
>
> >
> >
> >On 08/25/2015 10:18 PM, Chris Wilson wrote:
> >> A long time ago (before 3.14) we relied on a permanent pinning of the
> >> ifbdev to lock the fb in place inside the GGTT. However, t
The repo is a fork of Linus' tree, with the patches on top of it. So you just
need to build that modified version of the kernel and boot it. :-)
Pierre
> On 05 Oct 2015, at 16:15, Evan Foss wrote:
>
>> On Mon, Oct 5, 2015 at 9:23 AM, Lukas Wunner wrote:
>> Hi,
>>
>> I've also pushed this ser
On Mon, Oct 05, 2015 at 04:43:15PM +0530, Sonika Jindal wrote:
> This patch adds a separate probe function for HDMI
> EDID read over DDC channel. This function has been
> registered as a .hot_plug handler for HDMI encoder.
>
> The current implementation of hdmi_detect()
> function re-sets the cach
On Mon, Oct 5, 2015 at 11:17 AM, Lukas Wunner wrote:
> Hi Evan,
>
> On Mon, Oct 05, 2015 at 10:15:53AM -0400, Evan Foss wrote:
>> On Mon, Oct 5, 2015 at 9:23 AM, Lukas Wunner wrote:
>> > I've also pushed this series to GitHub now to ease reviewing:
>> > https://github.com/l1k/linux/commits/mbp_sw
On Mon, Oct 5, 2015 at 9:23 AM, Lukas Wunner wrote:
> Hi,
>
> I've also pushed this series to GitHub now to ease reviewing:
> https://github.com/l1k/linux/commits/mbp_switcheroo_v3
So to test this all someone has to do is pull this and try it? No
patching required?
> Thanks,
>
> Lukas
>
On Mon, Oct 05, 2015 at 03:57:45PM +0530, Deepak wrote:
>
>
> On Tuesday 08 September 2015 08:35 PM, ville.syrj...@linux.intel.com wrote:
> >From: Ville Syrjälä
> >
> >The BIOS can leave the CHV display PHY in some odd state where
> >some of the LDOs/lanes won't power down fully when unused. Thi
On Fri, Oct 02, 2015 at 09:49:13PM +0530, Kamble, Sagar A wrote:
> Reviewed-by: Sagar Arun Kamble
>
> On 9/30/2015 10:16 PM, yu@intel.com wrote:
> >From: Alex Dai
> >
> >Add host2guc interface to notify GuC power state changes when
> >enter or resume from power saving state.
> >
> >v3: Move
On Mon, Oct 05, 2015 at 05:59:50PM +0100, Michel Thierry wrote:
> On 10/5/2015 5:36 PM, Dave Gordon wrote:
> >On 02/10/15 14:16, Michel Thierry wrote:
> >>We tried to fix this in commit fdc454c1484a ("drm/i915: Prevent out of
> >>range pt in gen6_for_each_pde").
> >>
> >>But the static analyzer sti
On Fri, Oct 02, 2015 at 08:33:45AM -0700, Jordan Justen wrote:
> On 2015-10-02 01:06:01, Daniel Vetter wrote:
> > On Thu, Oct 01, 2015 at 11:09:58PM -0700, Jordan Justen wrote:
> > > This is required to support glDispatchComputeIndirect for gen7.
> > >
> > > Signed-off-by: Jordan Justen
> > > Rev
On Fri, Oct 02, 2015 at 02:19:40PM +0100, Arun Siluvery wrote:
> Required for WaAllowUMDToModifyHDCChicken1:skl,bxt
>
> Cc: Mika Kuoppala
> Cc: Nick Hoath
> Signed-off-by: Arun Siluvery
Usual maintainer request: Needs the corresponding mesa patches reviewed
before I can pull this in.
-Daniel
Another regression for jairo to track.
-Daniel
On Sat, Oct 03, 2015 at 03:28:12PM +0200, Andreas Schildbach wrote:
> I was just told I was leaving out information you need, so here are the
> missing parts:
>
>
> $ cat /proc/version
> Linux version 4.3.0-rc3-intel (aschildbach@ultrabook) (gcc ver
On Mon, Oct 05, 2015 at 10:01:13AM +0300, Ander Conselvan de Oliveira wrote:
> The link training functions had confusing names. The start function
> actually does the clock recovery phase of the link training, and the
> complete function does the channel equalization. So call them that
> instead. A
On Mon, Oct 05, 2015 at 02:57:57PM +0300, Jani Nikula wrote:
> On Mon, 05 Oct 2015, kbuild test robot wrote:
> > Signed-off-by: Fengguang Wu
>
> Reviewed-by: Jani Nikula
Queued for -next, thanks for the patch.
-Daniel
>
>
> > ---
> > intel_dsi_pll.c |4 ++--
> > 1 file changed, 2 inser
On Mon, Oct 05, 2015 at 01:26:36PM +0100, Tvrtko Ursulin wrote:
> From: Tvrtko Ursulin
>
> Prevent leaking VMAs and PPGTT VMs when objects are imported
> via flink.
>
> Scenario is that any VMAs created by the importer will be left
> dangling after the importer exits, or destroys the PPGTT conte
On Mon, Oct 05, 2015 at 02:42:25PM +0300, Antti Koskipaa wrote:
> This is a benchmark for testing the GPU read and write bandwidth.
>
> Issue: VIZ-5664
> Signed-off-by: Antti Koskipaa
> ---
> tests/.gitignore | 1 +
> tests/Makefile.sources | 1 +
> tests/gem_memory_bandwid
On Tue, Oct 06, 2015 at 10:58:01AM +0200, Daniel Vetter wrote:
> On Mon, Oct 05, 2015 at 01:26:36PM +0100, Tvrtko Ursulin wrote:
> > From: Tvrtko Ursulin
> >
> > Prevent leaking VMAs and PPGTT VMs when objects are imported
> > via flink.
> >
> > Scenario is that any VMAs created by the importer
On Tue, 06 Oct 2015, Rodrigo Vivi wrote:
> From: Deepak S
>
> v2: separate out device info into different GT (Damien)
> v3: Add is_kabylake to the KBL gt3 structuer (Damien)
> Sort the platforms in older -> newer order (Damien)
>
> Reviewed-by: Damien Lespiau
> Signed-off-by: Deepak S
> Sig
On Tue, 06 Oct 2015, Rodrigo Vivi wrote:
> From: Deepak S
>
> v2: separate out device info into different GT (Damien)
> v3: Add is_kabylake to the KBL gt3 structuer (Damien)
> Sort the platforms in older -> newer order (Damien)
>
> Reviewed-by: Damien Lespiau
> Signed-off-by: Deepak S
> Sig
On Mon, Oct 05, 2015 at 03:48:42PM -0700, Rodrigo Vivi wrote:
> Also, following kernel definition Kabylake is Skylake.
Wait for kernel inclusion, copy from kernel/i915_pciids.h and reference
upstream commit.
> Signed-off-by: Rodrigo Vivi
> ---
> src/i915_pciids.h | 29 +
On Tue, 06 Oct 2015, Rodrigo Vivi wrote:
> Kabylake is gen 9.5 derivated from Skylake H0 stepping.
>
> So we don't need pre-production Skylake workaround and also
> firmware loading will use SKL H0 offsets.
>
> Signed-off-by: Rodrigo Vivi
> ---
> drivers/gpu/drm/i915/i915_drv.h | 7 ++-
> 1
Arun Siluvery writes:
> Some of the HW registers are privileged and cannot be written to from a
> non-privileged batch buffers coming from userspace unless they are on
> whitelist.
> Userspace need write access to them to implement mainly preemption related WA
> and
> also some general WA.
>
>
On Mon, Oct 05, 2015 at 02:42:25PM +0300, Antti Koskipaa wrote:
> This is a benchmark for testing the GPU read and write bandwidth.
I don't see any pass/fail logic so why put in amongst the regression
tests?
Please don't advertise this as gem_memory_bandwidth either, it is just a
rendercopy speed
On Tue, Oct 06, 2015 at 10:04:31AM +0100, Chris Wilson wrote:
> On Tue, Oct 06, 2015 at 10:58:01AM +0200, Daniel Vetter wrote:
> > On Mon, Oct 05, 2015 at 01:26:36PM +0100, Tvrtko Ursulin wrote:
> > > From: Tvrtko Ursulin
> > >
> > > Prevent leaking VMAs and PPGTT VMs when objects are imported
>
On Tue, Oct 06, 2015 at 11:28:49AM +0200, Daniel Vetter wrote:
> On Tue, Oct 06, 2015 at 10:04:31AM +0100, Chris Wilson wrote:
> > On Tue, Oct 06, 2015 at 10:58:01AM +0200, Daniel Vetter wrote:
> > > On Mon, Oct 05, 2015 at 01:26:36PM +0100, Tvrtko Ursulin wrote:
> > > > From: Tvrtko Ursulin
> > >
On Tue, Oct 06, 2015 at 10:38:22AM +0200, Daniel Vetter wrote:
> On Mon, Oct 05, 2015 at 05:59:50PM +0100, Michel Thierry wrote:
> > On 10/5/2015 5:36 PM, Dave Gordon wrote:
> > >On 02/10/15 14:16, Michel Thierry wrote:
> > >>We tried to fix this in commit fdc454c1484a ("drm/i915: Prevent out of
>
On 06/10/15 10:34, Chris Wilson wrote:
On Tue, Oct 06, 2015 at 11:28:49AM +0200, Daniel Vetter wrote:
On Tue, Oct 06, 2015 at 10:04:31AM +0100, Chris Wilson wrote:
On Tue, Oct 06, 2015 at 10:58:01AM +0200, Daniel Vetter wrote:
On Mon, Oct 05, 2015 at 01:26:36PM +0100, Tvrtko Ursulin wrote:
On Mon, Oct 05, 2015 at 03:50:12PM -0700, Rodrigo Vivi wrote:
> Also, following kernel definition Kabylake is Skylake.
>
> Signed-off-by: Rodrigo Vivi
Once upon a time we had a plan to migrate everyone over to using
i915_pciids.h from the kernel (so that we have a single authority).
I guess we
On 10/05/2015 09:05 PM, Imre Deak wrote:
On ma, 2015-10-05 at 20:52 +0530, Shobhit Kumar wrote:
Mostly reuse what is programmed by pre-os, but in case there is no
pre-os initialization, init the cdclk with the default value.
Cc: Imre Deak
Signed-off-by: Shobhit Kumar
---
drivers/gpu/drm/i91
On 10/06/2015 12:05 PM, Jani Nikula wrote:
On Mon, 05 Oct 2015, Imre Deak wrote:
On ma, 2015-10-05 at 20:52 +0530, Shobhit Kumar wrote:
Mostly reuse what is programmed by pre-os, but in case there is no
pre-os initialization, init the cdclk with the default value.
Cc: Imre Deak
Signed-off-by
101 - 132 of 132 matches
Mail list logo
