Subject is missing "parameter" in the end. Either keep module parameter
or i915_modparams.
On 10/4/2017 4:26 AM, Sujaritha Sundaresan wrote:
We currently have two module parameters that control GuC: "enable_guc_loading" and
"enable_guc_submission".
Whenever we need i915_modparams.enable_guc
On Tue, 2017-10-03 at 00:06 -0700, Rodrigo Vivi wrote:
> On Cannonlake the DVFS level selection depends on the
> port clock.
>
> So let's re-org in a way that we can easily export without
> duplicating any code.
>
> v2: Rebased on changes on previous patches
>
> Cc: Mika Kahola
> Cc: Paulo Zano
On 10/4/2017 4:25 AM, Sujaritha Sundaresan wrote:
Unifying the various seq_puts messages to the simplest one
v2: Clarifying the commit message (Anusha)
v3: Unify seq_puts messages, Re-factoring code as per review (Michal)
v4: Rebase
v5: Separated into a separate patch
Cc: Michal Wajdeczko
== Series Details ==
Series: series starting with [1/2] drm/i915/guc: Add GuC Load time to dmesg log.
URL : https://patchwork.freedesktop.org/series/31363/
State : success
== Summary ==
Test kms_setmode:
Subgroup basic:
pass -> FAIL (shard-hsw) fdo#99912
Tes
== Series Details ==
Series: series starting with [1/2] drm/i915/edp: Get the Panel Power Off
timestamp after panel is off
URL : https://patchwork.freedesktop.org/series/31361/
State : success
== Summary ==
Test perf:
Subgroup blocking:
pass -> FAIL (shard-
== Series Details ==
Series: drm/i915/cnl: Allow 2 pixel per clock on Cannonlake. (rev2)
URL : https://patchwork.freedesktop.org/series/30924/
State : success
== Summary ==
Test perf:
Subgroup polling:
pass -> FAIL (shard-hsw) fdo#102252
fdo#102252 https://
== Series Details ==
Series: series starting with [1/2] drm/i915/guc: Add GuC Load time to dmesg log.
URL : https://patchwork.freedesktop.org/series/31363/
State : success
== Summary ==
Series 31363v1 series starting with [1/2] drm/i915/guc: Add GuC Load time to
dmesg log.
https://patchwork.f
== Series Details ==
Series: drm/i915/cnl: Allow 2 pixel per clock on Cannonlake. (rev2)
URL : https://patchwork.freedesktop.org/series/30924/
State : success
== Summary ==
Test perf:
Subgroup polling:
pass -> FAIL (shard-hsw) fdo#102252 +1
fdo#102252 https
This patch uses jiffies to calculate the huc
load time.This information can be useful for testing
to know how much time huc takes to load.
v2: Remove debugfs entry. Remove local variable
huc_finish_load. (Daniel, Tvrtko)
v3: Use ktime_get() for more accurate timings.
Ensure the load is suc
Calculate the time that GuC takes to load using
jiffies. This information could be very useful in
determining if GuC is taking unreasonably long time
to load in a certain platforms.
v2: Calculate time before logs are collected.
Move the guc_load_time variable as a part of
intel_uc_fw struct. Store
== Series Details ==
Series: Fix HDMI as dual display on CNL.
URL : https://patchwork.freedesktop.org/series/31352/
State : warning
== Summary ==
Test perf:
Subgroup blocking:
pass -> FAIL (shard-hsw) fdo#102252
Test kms_flip:
Subgroup flip-vs-rmfb-i
== Series Details ==
Series: series starting with [1/2] drm/i915/edp: Get the Panel Power Off
timestamp after panel is off
URL : https://patchwork.freedesktop.org/series/31361/
State : success
== Summary ==
Series 31361v1 series starting with [1/2] drm/i915/edp: Get the Panel Power Off
times
On Thu, Sep 28, 2017 at 1:40 AM, Petri Latvala wrote:
> On Wed, Sep 27, 2017 at 04:08:27PM -0700, James Ausmus wrote:
>> Some distros (such as Gentoo) are removing the include of
>> sys/sysmacros.h from sys/types.h. Explicitly include sysmacros.h in
>> files where we use the minor() and major() fu
== Series Details ==
Series: drm/i915/cnl: Allow 2 pixel per clock on Cannonlake. (rev2)
URL : https://patchwork.freedesktop.org/series/30924/
State : success
== Summary ==
Series 30924v2 drm/i915/cnl: Allow 2 pixel per clock on Cannonlake.
https://patchwork.freedesktop.org/api/1.0/series/3092
For this specific PCI device, the eDP panel requires a higher
panel power cycle delay of 1300ms where the minimum spec
requirement of panel power cycle delay is 500ms.
This fix in combination with correct timestamp at which we get the
panel power off time fixes the dP AUX CH timeouts seen on variou
Kernel stores the time in jiffies at which the eDP panel is turned
off. This should be obtained after the panel is off (after the
wait_panel_off). When we next attempt to turn the panel on, we
use the difference between the timestamp at which we want to turn the
panel on and timestamp at which pane
== Series Details ==
Series: series starting with tests/kms_color: Unset plane fb on teardown, v2.
(rev2)
URL : https://patchwork.freedesktop.org/series/31330/
State : warning
== Summary ==
Test perf:
Subgroup blocking:
pass -> FAIL (shard-hsw) fdo#102252
T
Reverting argument type (struct intel_guc *guc) to expected type due to warning.
Cc: Anusha Srivatsa
Cc: Daniele Ceraolo Spurio
Cc: Michal Wajdeczko
Cc: Oscar Mateo
Cc: Sagar Arun Kamble
Signed-off-by: Sujaritha Sundaresan
---
drivers/gpu/drm/i915/i915_guc_submission.c | 7 +--
drivers
The previous patch has split up the initialization of some of the GuC
objects in 2 different functions, let's pull them back together.
v3: Group initialization of GuC objects
v2: Decoupling ADS together with logs (Daniele)
v3: Rebase
v4: Rebase
v5: Separated from previous patch
Cc: Anusha Sri
The Additional Data Struct (ADS) contains objects that are required by
guc post FW load and are not necessarily submission-only (although that's
our current only use-case). If in the future we load GuC with submission
disabled to use some other GuC feature we might still end up requiring
something
We currently have two module parameters that control GuC: "enable_guc_loading"
and "enable_guc_submission".
Whenever we need i915_modparams.enable_guc_submission=1, we also need
enable_guc_loading=1.
We also need enable_guc_loading=1 when we want to verify the HuC,
which is every time we have a H
Unifying the various seq_puts messages to the simplest one
v2: Clarifying the commit message (Anusha)
v3: Unify seq_puts messages, Re-factoring code as per review (Michal)
v4: Rebase
v5: Separated into a separate patch
Cc: Michal Wajdeczko
Cc: Anusha Srivatsa
Cc: Oscar Mateo
Cc: Sagar Arun
The first patch simpily unifies different seq_puts messages found in debugfs.
In earlier verions, Patch 1 and 2 were previuosly in one single patch. Patch 2
focuses
on replacing the enable_guc_loading module. Patch 3 and 4 deal with decoupling
guc logs
and ADS from submission. Patch 5 fixes a wa
== Series Details ==
Series: drm/i915/cnl: Allow 2 pixel per clock on Cannonlake. (rev2)
URL : https://patchwork.freedesktop.org/series/30924/
State : failure
== Summary ==
Series 30924v2 drm/i915/cnl: Allow 2 pixel per clock on Cannonlake.
https://patchwork.freedesktop.org/api/1.0/series/3092
== Series Details ==
Series: Fix HDMI as dual display on CNL.
URL : https://patchwork.freedesktop.org/series/31352/
State : success
== Summary ==
Series 31352v1 Fix HDMI as dual display on CNL.
https://patchwork.freedesktop.org/api/1.0/series/31352/revisions/1/mbox/
fi-bdw-5557u total:289
This is heavily based on a initial patch provided by Ville
plus all changes provided later by Ander.
As Geminilake, Cannonlake also supports 2 pixels per clock.
Different from Geminilake we are not implementing the 99% Wa.
But we can revisit that decision later if we find out
any limitation on la
== Series Details ==
Series: lib: Assert that the internal gem_create interface matches the ioctl
URL : https://patchwork.freedesktop.org/series/31329/
State : success
== Summary ==
Test gem_pwrite:
Subgroup huge-cpu-fbr:
fail -> PASS (shard-hsw)
Sub
On PLL Enable sequence we need to "Configure DPCLKA_CFGCR0 to turn on
the clock for the DDI and map the DPLL to the DDI"
So we first do the map and then we unset DDI_CLK_OFF to turn the clock
on. We do this in 2 separated steps.
However, on this second step where we should only unset the off bit
HDMI + any other display wasn't working on CNL.
Luckly in few cases BIOS setup things properly for us so
we took a while to catch this bugs here.
But with these 2 patches we got multiple display with
hot plug working properly on CNL.
Thanks,
Rodrigo.
Rodrigo Vivi (2):
drm/i915/cnl: Fix PLL ma
HDMI Mode selection on CNL is on CFGCR0 for that PLL, not
on in a global CTRL1 as it was on SKL.
The original patch addressed this difference, but leaving behind
this single entry here. So we were checking the wrong bits during
the PLL initialization and consequently avoiding the CFGCR1 setup
duri
== Series Details ==
Series: drm/i915/cnl: Update the DMC version on CNL
URL : https://patchwork.freedesktop.org/series/31345/
State : warning
== Summary ==
Test kms_mmio_vs_cs_flip:
Subgroup setplane_vs_cs_flip:
pass -> SKIP (shard-hsw)
Test kms_setmode:
== Series Details ==
Series: series starting with [CI,1/9] drm/i915/preempt: Fix
WaEnablePreemptionGranularityControlByUMD
URL : https://patchwork.freedesktop.org/series/31350/
State : warning
== Summary ==
Series 31350v1 series starting with [CI,1/9] drm/i915/preempt: Fix
WaEnablePreemption
== Series Details ==
Series: series starting with tests/kms_color: Unset plane fb on teardown, v2.
(rev2)
URL : https://patchwork.freedesktop.org/series/31330/
State : success
== Summary ==
IGT patchset tested on top of latest successful build
7fd0cae99630f954cfe0089b4b7e91576a353582 lib: Fix
== Series Details ==
Series: drm/i915/cnl: Update the DMC version on CNL
URL : https://patchwork.freedesktop.org/series/31345/
State : warning
== Summary ==
Test kms_cursor_crc:
Subgroup cursor-128x128-random:
pass -> SKIP (shard-hsw)
Test kms_force_connecto
Quoting Patchwork (2017-10-03 17:07:51)
> == Series Details ==
>
> Series: lib: Ask the kernel to quiescent the GPU (rev2)
> URL : https://patchwork.freedesktop.org/series/30890/
> State : failure
>
> == Summary ==
>
> IGT patchset tested on top of latest successful build
> 0045085c632a1cf5b4e
With preemption, we will want to "unsubmit" a request, taking it back
from the hw and returning it to the priority sorted execution list. In
order to know where to insert it into that list, we need to remember
its adjust priority (which may change even as it was being executed).
This also affects
Add another perma-pinned context for using for preemption at any time.
We cannot just reuse the existing kernel context, as first and foremost
we need to ensure that we can preempt the kernel context itself, so
require a distinct context id. Similar to the kernel context, we may
want to interrupt e
Let the listener know that the context we just scheduled out was not
complete, and will be scheduled back in at a later point.
v2: Handle CONTEXT_STATUS_PREEMPTED in gvt by aliasing it to
CONTEXT_STATUS_OUT for the moment, gvt can expand upon the difference
later.
Signed-off-by: Chris Wilson
Cc:
When we write to ELSP, it triggers a context preemption at the earliest
arbitration point (3DPRIMITIVE, some PIPECONTROLs, a few other
operations and the explicit MI_ARB_CHECK). If this is to the same
context, it triggers a LITE_RESTORE where the RING_TAIL is merely
updated (used currently to chain
From: Michał Winiarski
Supporting fine-granularity preemption levels may require changes in
userspace batch buffer programming. Therefore, we need to fallback to
safe default values, rather that use hardware defaults. Userspace is
still able to enable fine-granularity, since we're whitelisting th
Use a priority stored in the context as the initial value when
submitting a request. This allows us to change the default priority on a
per-context basis, allowing different contexts to be favoured with GPU
time at the expense of lower importance work. The user can adjust the
context's priority via
From: Jeff McGee
The WA applies to all production Gen9 and requires both enabling and
whitelisting of the per-context preemption control register.
v2: Extend to Cannonlake.
Signed-off-by: Jeff McGee
Signed-off-by: Michał Winiarski
Signed-off-by: Chris Wilson
Reviewed-by: Joonas Lahtinen
---
In the next few patches, we wish to enable different features for the
scheduler, some which may subtlety change ABI (e.g. allow requests to be
reordered under different circumstances). So we need to make sure
userspace is cognizant of the changes (if they care), by which we employ
the usual method
Move the re-enabling of MI arbitration from a per-bb w/a buffer to the
emission of the batch buffer itself.
Signed-off-by: Chris Wilson
Reviewed-by: Joonas Lahtinen
---
drivers/gpu/drm/i915/intel_lrc.c | 24
1 file changed, 4 insertions(+), 20 deletions(-)
diff --git a
== Series Details ==
Series: lib: Assert that the internal gem_create interface matches the ioctl
URL : https://patchwork.freedesktop.org/series/31329/
State : success
== Summary ==
IGT patchset tested on top of latest successful build
7fd0cae99630f954cfe0089b4b7e91576a353582 lib: Fixup __gem_
== Series Details ==
Series: DVFS v2
URL : https://patchwork.freedesktop.org/series/31305/
State : success
== Summary ==
Series 31305v1 DVFS v2
https://patchwork.freedesktop.org/api/1.0/series/31305/revisions/1/mbox/
Test chamelium:
Subgroup dp-crc-fast:
pass ->
Quoting Michal Wajdeczko (2017-10-03 19:28:02)
> On Tue, 03 Oct 2017 19:03:58 +0200, Chris Wilson
> wrote:
>
> > Quoting Michal Wajdeczko (2017-10-03 17:36:05)
> >> We want to keep component specific code in separate files.
> >>
> >> Suggested-by: Joonas Lahtinen
> >> Signed-off-by: Michal Waj
== Series Details ==
Series: lib: Fixup __gem_create() to be 64b safe. (rev2)
URL : https://patchwork.freedesktop.org/series/31327/
State : success
== Summary ==
Test gem_pwrite:
Subgroup huge-gtt-random:
fail -> PASS (shard-hsw)
Subgroup huge-gtt-fb
== Series Details ==
Series: drm/i915/cnl: Update the DMC version on CNL
URL : https://patchwork.freedesktop.org/series/31345/
State : success
== Summary ==
Series 31345v1 drm/i915/cnl: Update the DMC version on CNL
https://patchwork.freedesktop.org/api/1.0/series/31345/revisions/1/mbox/
Test
== Series Details ==
Series: drm/i915/cnl: Update the DMC version on CNL
URL : https://patchwork.freedesktop.org/series/31345/
State : success
== Summary ==
Series 31345v1 drm/i915/cnl: Update the DMC version on CNL
https://patchwork.freedesktop.org/api/1.0/series/31345/revisions/1/mbox/
fi-b
== Series Details ==
Series: drm/i915: Guc code reorg
URL : https://patchwork.freedesktop.org/series/31340/
State : success
== Summary ==
Test kms_setmode:
Subgroup basic:
fail -> PASS (shard-hsw) fdo#99912
Test perf:
Subgroup blocking:
On Tue, 03 Oct 2017 19:03:58 +0200, Chris Wilson
wrote:
Quoting Michal Wajdeczko (2017-10-03 17:36:05)
We want to keep component specific code in separate files.
Suggested-by: Joonas Lahtinen
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
Cc: Sagar Arun Kamble
---
On Tue, Oct 03, 2017 at 05:47:50PM +, Rodrigo Vivi wrote:
> On Tue, Oct 03, 2017 at 09:51:59AM +, Imre Deak wrote:
> > According to BSpec GLK like BXT needs to ignore the idle state of cores
> > before starting the DMC firmware's DC state handler.
>
> no mention on CNL there?
>
> Btw I ju
On Tue, Oct 03, 2017 at 05:59:48PM +, Anusha Srivatsa wrote:
> The latest version of DMC on CNL is 1.06.
> Update the version so as to load the
> latest firmware.
>
> Release Notes:
> Version: 1.06
> 1. DDI and AUX IO related fix.
>
> v2: Improve the prefixes in commit message.
> Add Release
HI,
> -Original Message-
> From: Vivi, Rodrigo
> Sent: tiistai 3. lokakuuta 2017 21.07
> To: intel-gfx@lists.freedesktop.org
> Cc: Srivatsa, Anusha ; Saarinen, Jani
>
> Subject: Re: [Intel-gfx] ✗ Fi.CI.BAT: failure for i915/CNL/DMC: Update the
> DMC version on CNL
>
> On Tue, Oct 03, 201
On Tue, 03 Oct 2017 19:02:42 +0200, Chris Wilson
wrote:
Quoting Michal Wajdeczko (2017-10-03 17:35:59)
We're trying to resolve inter-header dependencies.
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
---
drivers/gpu/drm/i915/intel_uncore.h | 6 ++
1 file chang
On Tue, Oct 03, 2017 at 06:03:20PM +, Imre Deak wrote:
> On Tue, Oct 03, 2017 at 10:47:50AM -0700, Rodrigo Vivi wrote:
> > On Tue, Oct 03, 2017 at 09:51:59AM +, Imre Deak wrote:
> > > According to BSpec GLK like BXT needs to ignore the idle state of cores
> > > before starting the DMC firmw
On Tue, Oct 03, 2017 at 06:01:30PM +, Patchwork wrote:
> == Series Details ==
>
> Series: i915/CNL/DMC: Update the DMC version on CNL
> URL : https://patchwork.freedesktop.org/series/31344/
> State : failure
>
> == Summary ==
>
> Series 31344v1 i915/CNL/DMC: Update the DMC version on CNL
>
On Tue, Oct 03, 2017 at 10:47:50AM -0700, Rodrigo Vivi wrote:
> On Tue, Oct 03, 2017 at 09:51:59AM +, Imre Deak wrote:
> > According to BSpec GLK like BXT needs to ignore the idle state of cores
> > before starting the DMC firmware's DC state handler.
>
> no mention on CNL there?
No, this is
On Tue, Oct 03, 2017 at 05:57:11PM +, Imre Deak wrote:
> On Tue, Oct 03, 2017 at 10:40:18AM -0700, Rodrigo Vivi wrote:
> > On Tue, Oct 03, 2017 at 09:51:58AM +, Imre Deak wrote:
> > > The DMC firmware program memory is lost after S3/S4 system suspend, so
> > > we need to reprogram it during
The latest version of DMC on CNL is 1.06.
Update the version so as to load the
latest firmware.
Release Notes:
Version: 1.06
1. DDI and AUX IO related fix.
v2: Improve the prefixes in commit message.
Add Release Notes directly. (Rodrigo)
Cc: Rodrigo Vivi
Signed-off-by: Anusha Srivatsa
---
dri
== Series Details ==
Series: i915/CNL/DMC: Update the DMC version on CNL
URL : https://patchwork.freedesktop.org/series/31344/
State : failure
== Summary ==
Series 31344v1 i915/CNL/DMC: Update the DMC version on CNL
https://patchwork.freedesktop.org/api/1.0/series/31344/revisions/1/mbox/
Test
On Tue, Oct 03, 2017 at 10:40:18AM -0700, Rodrigo Vivi wrote:
> On Tue, Oct 03, 2017 at 09:51:58AM +, Imre Deak wrote:
> > The DMC firmware program memory is lost after S3/S4 system suspend, so
> > we need to reprogram it during resume.
> >
> > Bugzilla: https://bugs.freedesktop.org/show_bug.c
patches merged to dinq. Thanks for ideas, reviews and comments.
On Tue, Oct 03, 2017 at 06:36:52AM +, Rodrigo Vivi wrote:
> Let's organize this in a way that it gets more obvious
> when looking to the platform colors and in a easier
> way to get inherited.
>
> v2: Add comma at the end (Jani)
On Tue, Oct 03, 2017 at 09:51:59AM +, Imre Deak wrote:
> According to BSpec GLK like BXT needs to ignore the idle state of cores
> before starting the DMC firmware's DC state handler.
no mention on CNL there?
Btw I just saw that CNL DMC seems much more like BXT than like SKL.
Our code probabl
>-Original Message-
>From: Vivi, Rodrigo
>Sent: Tuesday, October 3, 2017 10:37 AM
>To: Srivatsa, Anusha
>Cc: intel-gfx@lists.freedesktop.org
>Subject: Re: [PATCH] i915/CNL/DMC: Update the DMC version on CNL
>
>
>Please use prefix like: "drm/i915/cnl:".
>dmr is needed and dmc is not neces
On Tue, Oct 03, 2017 at 09:51:58AM +, Imre Deak wrote:
> The DMC firmware program memory is lost after S3/S4 system suspend, so
> we need to reprogram it during resume.
>
> Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=103070
> Fixes: cebfcead63de ("drm/i915/DMC/CNL: Load DMC on CNL")
== Series Details ==
Series: lib: Fixup __gem_create() to be 64b safe. (rev2)
URL : https://patchwork.freedesktop.org/series/31327/
State : success
== Summary ==
IGT patchset tested on top of latest successful build
0045085c632a1cf5b4e9272304ee0e61ff9a7e6f lib: Report the error from
__gem_cre
Please use prefix like: "drm/i915/cnl:".
dmr is needed and dmc is not necessary.
On Tue, Oct 03, 2017 at 05:32:12PM +, Anusha Srivatsa wrote:
> The latest version of CNL DMC is 1.06.
> Update the version so as to load the
> latest firmware.
>
> According to Release Notes, this version
> fixe
The latest version of CNL DMC is 1.06.
Update the version so as to load the
latest firmware.
According to Release Notes, this version
fixes some DDI and AUX related issues.
Cc: Rodrigo Vivi
Signed-off-by: Anusha Srivatsa
---
drivers/gpu/drm/i915/intel_csr.c | 4 ++--
1 file changed, 2 insertio
== Series Details ==
Series: drm/i915: Guc code reorg
URL : https://patchwork.freedesktop.org/series/31340/
State : success
== Summary ==
Series 31340v1 drm/i915: Guc code reorg
https://patchwork.freedesktop.org/api/1.0/series/31340/revisions/1/mbox/
fi-bdw-5557u total:289 pass:268 dwar
Quoting Michal Wajdeczko (2017-10-03 17:36:05)
> We want to keep component specific code in separate files.
>
> Suggested-by: Joonas Lahtinen
> Signed-off-by: Michal Wajdeczko
> Cc: Joonas Lahtinen
> Cc: Chris Wilson
> Cc: Sagar Arun Kamble
> ---
> drivers/gpu/drm/i915/intel_guc_log.c | 1 +
Quoting Michal Wajdeczko (2017-10-03 17:35:59)
> We're trying to resolve inter-header dependencies.
>
> Signed-off-by: Michal Wajdeczko
> Cc: Joonas Lahtinen
> Cc: Chris Wilson
> ---
> drivers/gpu/drm/i915/intel_uncore.h | 6 ++
> 1 file changed, 6 insertions(+)
>
> diff --git a/drivers/g
This is a prerequisite to unblock next steps.
v2: correct include order (Joonas)
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
Cc: Sagar Arun Kamble
Reviewed-by: Sagar Arun Kamble
---
drivers/gpu/drm/i915/Makefile | 1 +
drivers/gpu/drm/i915/intel_uc.c| 159
On 17-09-27 15:34:19, Gabriel Krisman Bertazi wrote:
Two scenarios tested:
- unaligned stride
- Stride too small
Signed-off-by: Gabriel Krisman Bertazi
Jason, could you provide your opinion on this? I've always felt the kernel
interface shouldn't be validating stride at all.
---
tests/kms
On 17-09-27 15:34:18, Gabriel Krisman Bertazi wrote:
Signed-off-by: Gabriel Krisman Bertazi
Did someone recommend this test? While we have some hardware limitations on
current generations that make it difficult to use multiple BOs, it's certainly
not impossible, and future HW might make this l
We don't need it here.
Signed-off-by: Michal Wajdeczko
Cc: Sagar Arun Kamble
Cc: Joonas Lahtinen
Reviewed-by: Sagar Arun Kamble
---
drivers/gpu/drm/i915/intel_uc.h | 2 --
1 file changed, 2 deletions(-)
diff --git a/drivers/gpu/drm/i915/intel_uc.h b/drivers/gpu/drm/i915/intel_uc.h
index 6966
Quoting Chris Wilson (2017-09-29 22:31:27)
> Quoting Matthew Auld (2017-09-29 17:10:17)
> > diff --git a/drivers/gpu/drm/i915/i915_gem_userptr.c
> > b/drivers/gpu/drm/i915/i915_gem_userptr.c
> > index 70ad7489827d..ad5abca1f794 100644
> > --- a/drivers/gpu/drm/i915/i915_gem_userptr.c
> > +++ b/dri
We don't want to make aggregate uc functions to be too detailed.
This will also make future patch easier.
Signed-off-by: Michal Wajdeczko
Cc: Sagar Arun Kamble
Cc: Joonas Lahtinen
Reviewed-by: Sagar Arun Kamble
---
drivers/gpu/drm/i915/intel_uc.c | 9 ++---
1 file changed, 6 insertions(+)
We want to keep each uC specific code in separate files.
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
Cc: Sagar Arun Kamble
Reviewed-by: Sagar Arun Kamble
Reviewed-by: Joonas Lahtinen
---
drivers/gpu/drm/i915/intel_huc.h | 39 +++
From: Sagar Arun Kamble
This patch adds new function intel_uc_init_mmio which will initialize
MMIO access related variables prior to uc load/init.
v2: Removed unnecessary export of guc_send_init_regs. Created
intel_uc_init_mmio that currently wraps guc_init_send_regs. (Michal)
v3 (Michal): add
We want to keep GuC specific code in separated files.
v2: move all functions in single patch (Joonas)
fix old checkpatch issues (Sagar)
v3: rebased
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
Cc: Sagar Arun Kamble
Reviewed-by: Sagar Arun Kamble #1
---
drivers/g
We want to keep uC specific code in separate files.
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
Cc: Sagar Arun Kamble
Cc: MichaĹ Winiarski
---
drivers/gpu/drm/i915/i915_debugfs.c| 1 +
drivers/gpu/drm/i915/i915_guc_submission.c | 7 +--
drivers/gpu/drm/i915
We're trying to resolve inter-header dependencies.
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
---
drivers/gpu/drm/i915/intel_uncore.h | 6 ++
1 file changed, 6 insertions(+)
diff --git a/drivers/gpu/drm/i915/intel_uncore.h
b/drivers/gpu/drm/i915/intel_uncore.h
i
We want to keep component specific code in separate files.
Suggested-by: Joonas Lahtinen
Signed-off-by: Michal Wajdeczko
Cc: Joonas Lahtinen
Cc: Chris Wilson
Cc: Sagar Arun Kamble
---
drivers/gpu/drm/i915/intel_guc_log.c | 1 +
drivers/gpu/drm/i915/intel_guc_log.h | 57 +
Other pending series will try to fix current GuC code.
Lets move some functions to dedicated files now to
make place for these changes and preserve history.
v2: move guc files in one step (Joonas)
don't rename dev_priv (Joonas)
uc_init_mmio (Sagar)
v3: more dedicated headers (Joonas)
On 17-09-27 15:34:17, Gabriel Krisman Bertazi wrote:
Signed-off-by: Gabriel Krisman Bertazi
---
tests/kms_ccs.c | 37 +++--
1 file changed, 27 insertions(+), 10 deletions(-)
diff --git a/tests/kms_ccs.c b/tests/kms_ccs.c
index 73025a1e019f..35dfcca6be14 100644
---
== Series Details ==
Series: drm/i915/cnl: Do not add an extra page for precaution in the Gen10 LRC
size (rev2)
URL : https://patchwork.freedesktop.org/series/31284/
State : warning
== Summary ==
Series 31284v2 drm/i915/cnl: Do not add an extra page for precaution in the
Gen10 LRC size
https
Quoting Daniele Ceraolo Spurio (2017-10-03 17:14:21)
>
>
> On 03/10/17 04:11, Chris Wilson wrote:
> > Quoting Daniele Ceraolo Spurio (2017-10-03 00:00:17)
> >> The feature was never merged and there has been no progress in the
> >> last year. The tests are currently excluded from compilation with
== Series Details ==
Series: drm/i915/mst: Use MST sideband message transactions for dpms control
(rev2)
URL : https://patchwork.freedesktop.org/series/30314/
State : success
== Summary ==
Test kms_cursor_legacy:
Subgroup pipe-B-torture-bo:
incomplete -> PASS (sh
On 03/10/17 04:11, Chris Wilson wrote:
Quoting Daniele Ceraolo Spurio (2017-10-03 00:00:17)
The feature was never merged and there has been no progress in the
last year. The tests are currently excluded from compilation with and
ifdef.
Cc: Chris Wilson
Signed-off-by: Daniele Ceraolo Spurio
On 03/10/17 08:49, Chris Wilson wrote:
Quoting Daniele Ceraolo Spurio (2017-10-03 16:36:37)
On 03/10/17 04:08, Chris Wilson wrote:
Quoting Daniele Ceraolo Spurio (2017-10-03 00:00:13)
The feature was never merged and there has been no progress in the
last year. The subtests are currently s
== Series Details ==
Series: lib: Ask the kernel to quiescent the GPU (rev2)
URL : https://patchwork.freedesktop.org/series/30890/
State : failure
== Summary ==
IGT patchset tested on top of latest successful build
0045085c632a1cf5b4e9272304ee0e61ff9a7e6f lib: Report the error from
__gem_crea
On 17-09-27 15:34:16, Gabriel Krisman Bertazi wrote:
for_each_plane_on_pipe() indexes bad memory when iterating over an invalid
pipe. Make sure the pipe exists before trying to use it. This prevents
the crash below:
root@ideacentre:~# igt-gpu-tools/tests/kms_ccs --r
pipe-D-crc-sprite-planes-b
Quoting Daniele Ceraolo Spurio (2017-10-03 16:36:37)
>
>
> On 03/10/17 04:08, Chris Wilson wrote:
> > Quoting Daniele Ceraolo Spurio (2017-10-03 00:00:13)
> >> The feature was never merged and there has been no progress in the
> >> last year. The subtests are currently skipping on all platforms b
BSpec indicates exactly 16752 DWORDs (17 pages), plus one page for PPHWSP.
BSpec: 1383
v2: Update count and add BSpec tag (Joonas)
Suggested-by: Joonas Lahtinen
Fixes: 7fd0b1a ("drm/i915/cnl: Add Gen10 LRC size")
Signed-off-by: Oscar Mateo
Cc: Rodrigo Vivi
Cc: Daniele Ceraolo Spurio
Cc: Ben
== Series Details ==
Series: series starting with [CI,1/5] igt/gem_workarounds: Read the workaround
registers from the active context
URL : https://patchwork.freedesktop.org/series/31325/
State : warning
== Summary ==
IGT patchset tested on top of latest successful build
0045085c632a1cf5b4e92
On 10/03/2017 05:25 AM, Joonas Lahtinen wrote:
On Mon, 2017-10-02 at 13:31 -0700, Oscar Mateo wrote:
BSpec indicates exactly 16750 DWORDs (17 pages), plus one page for PPHWSP.
Assuming this is;
Bspec: 1383
I'm actually getting 16801 DWORDs by copy-pasting to spreadsheet and
summing up. Are
On 03/10/17 04:08, Chris Wilson wrote:
Quoting Daniele Ceraolo Spurio (2017-10-03 00:00:13)
The feature was never merged and there has been no progress in the
last year. The subtests are currently skipping on all platforms by
checking a field in the get_aperture ioctl structure that doesn't
ex
Quoting Mika Kuoppala (2017-10-03 16:19:10)
> Chris Wilson writes:
>
> > The workarounds are only valid whilst the GPU is active. To be sure we
> > are reading the registers in the right state, issue the reads from the GPU.
> >
>
> Yay, this is the right way :)
>
> Some comments and findings be
1 - 100 of 225 matches
Mail list logo
