On Thu, 19 Aug 2010 09:46:14 +0800, Zhenyu Wang wrote:
> Sandybridge GTT has new cache control bits in PTE, which controls
> graphics page cache in LLC or LLC/MLC. This one trys to setup a
> new gtt driver for Gen6, and using new type mask function for that.
> And this sets cache control to always
On Wed, 18 Aug 2010 12:00:29 -0700, Jesse Barnes
wrote:
> This set replaces the last one, and includes an additional patch to fix
> our vblank wait code, which is apparently important especially when
> dealing with link training.
>
> It also contains a patch to address Adam's comment about the n
On Sat, 14 Aug 2010 14:41:23 +0100, Chris Wilson
wrote:
> For the shared paths on the next generation chipsets.
Applied these two. Thanks!
pgpVDOyI8Zsxu.pgp
Description: PGP signature
___
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http:/
On Wed, 11 Aug 2010 10:31:33 +0100, Chris Wilson
wrote:
> Signed-off-by: Chris Wilson
Without breaking out the docs, I don't know what this does. Better
commit message?
pgpwuoDZxJ5oL.pgp
Description: PGP signature
___
Intel-gfx mailing list
Intel-g
On Wed, 4 Aug 2010 15:52:19 +1000, Dave Airlie wrote:
> From: Dave Airlie
>
> Like on Sandybridge, disabling the DAC here when doing CRT load detect
> avoids forever hangs waiting on the hardware.
>
> test procedure on HP 2740p:
> boot with no VGA plugged in, start X,
> plug in VGA monitor (12
From: Matt Turner
Signed-off-by: Matt Turner
---
src/common.h |4
src/intel_memory.c|2 +-
src/intel_uxa.c |6 +++---
src/legacy/i810/i810_common.h |4
4 files changed, 4 insertions(+), 12 deletions(-)
diff --git a/src/common
From: Matt Turner
Signed-off-by: Matt Turner
---
src/intel_memory.c|2 +-
src/intel_video.c | 38 --
src/legacy/i810/i810_accel.c |2 +-
src/legacy/i810/i810_common.h |2 ++
src/legacy/i810/i810_driver.c |3 +--
src/
